The efficiency of a parallel program is sensitive to the grain size and scheduling scheme. While their tradeoff is well understood, the effect of their interaction with underlying hardware structure is still under investigation. The role of cache memory becomes more important as the memory latency o...
|학과||정보 및 통신공학과|
DOI 인용 스타일