Abstract

Fully-depleted silicon-on-insulator (FD-SOI) devices with a 15 nm SOI layer thickness and 60 nm gate lengths for analog applications have been investigated. The Si selective epitaxial growth (SEG) process was well optimized. Both the single- raised (SR) and double-raised (DR) source/drain (S/D) processes have been studied to reduce parasitic series resistance and improve device performance. For the DR S/D process, the saturation currents of both NMOS and PMOS are improved by 8 and 18%, respectively, compared with the SR S/D process. The self-heating effect is evaluated for both body contact and body floating SOI devices. The body contact transistor shows a reduced self-heating ratio, compared with the body floating transistor. The static noise margin of an SOI device with a $1.1\;{\mu}m^2$ 6T-SRAM cell is 190 mV, and the ring oscillator speed is improved by 25 % compared with bulk devices. The DR S/D process shows a higher open loop voltage gain than the SR S/D process. A 15 nm ultra-thin body (UTB) SOI device with a DR S/D process shows the same level of noise characteristics at both the body contact and body floating transistors. Also, we observed that noise characteristics of a 15 nm UTB SOI device are comparable to those of bulk Si devices.

주제어

#Fully-depleted SOI   #Si selective epitaxial growth   #double raised   #single raised   #series resistance   #self-heating   #static noise margin  

참고문헌 (12)

1. Static-Noise Margin Analysis of MOS SRAM Cells , Seevinck, E.;List, F.J.;Lohstroh, J. , IEEE J. Solid-State Circuits / v.22,pp.748, 1987
   
2. Fully Depleted SOI CMOS Device with Raised Source/Drain for 90 nm Embedded SRAM Technology , Oh, M.H.;Park, C.H.;Kang, H.S.;Oh, C.B.;Kim, Y.W.;Suh, K.P. , Solid State Devices and Materials / v.,pp.756, 2003
   
3. A Novel Structure MOSFET's Fabricated by Using SiGe Selective Epitaxial Growth Method and Laser Induced Atomic Layer Doping Method , Lee, Yong-Jae;Choi, Young-Shig;Bea, Ji-Chel , J. Korean Phys. Soc. / v.41,pp.82, 2002
   
4. Fabrication of a $0.2-{\mu}m$ Ultra-Thin SOI Inverted Sidewall Recessed Channel CMOS with Single-Type Polysilicon Gate , Woo, Dong-Soo;Park, Boo-Sik;Lee, Jong-Duk;Park, Byung-Gook , J. Korean Phys. Soc. / v.40,pp.68, 2002
   
5. Robust Process Integration of $0.78m^2$ Embedded SRAM with NiSi Gate and Low-K Cu Interconnect for 90 nm SoC Applications , Kim, Y.W.;Ahn, J.H.;Park, T.S.;Oh, C.B.;Lee, K.T.;Kang, H.S.;Lee, D.H.;Ko, Y.G.;Cheong, K.S.;Jun, J.W.;Liu, S.H.;Kim, J.;Nam, J.L.;Ha, S.R.;Park, J.B.;Song, S.A.;Suh, K.P. , VLSI Tech. Dig. / v.,pp.69, 2003
   
6. Thermal Agglomeration of Thin Single Crystal Si on $SiO_2$ in Vacuum , Ono, Y.;Nagase, M.;Tabe, M.;Takahashi, Y. , Jpn. J. Appl. Phys. / v.34,pp.1728, 1995
   
7. Characteristics of SOI FET's Under Pulsed Conditions , Jenkins, K.A.;Sun, J.Y.C.;Gautier, J. , IEEE Trans. Electron Devices / v.44,pp.1923, 1997
   
8. Effects of Shallow Trench Isolation on Silicon-on-Insulator Devices for Mixed Signal Processing , Lee, Hyeok-Jae;Park, Young-June;Min, Hong-Shick;Lee, Jong-Ho;Shin, Hyung-Soon;Sun, Woo-Kyung;Kang, Dae-Gwan , J. Korean Phys. Soc. / v.40,pp.653, 2002
   
9. Experimental $0.25-{\mu}m-Gate$ Fully Depleted CMOS/SIMOX Process Using a New Two-Step LOCOS Isolation Technique , Ohno, T.;Kado, Y.;Harada, M.;Tsuchiya, T.T. , IEEE Trans. Electron Devices / v.42,pp.1481, 1995
   
10. Modeling the I-V Characteristics of Fully Depleted Submicrometer SOI MOSFET’s , Hsiao, T.C.;Kistler, N.A.;Woo, J.C.S. , Electron Device Lett. / v.15,pp.45, 1994
    
11. A 50 nm Depleted-Substrate CMOS Transistor (DST) , Chau, R.;Kavalieros, J.;Doyle, B.;Murthy, A.;Paulsen, N.;Lionberger, D.;Barlage, D.;Arghavani, R.;Roberds, B.;Doczy, M. , Int. Electron Device Meet. Technical Digest / v.,pp.62, 2001
    
12. Comprehensive Study on AC Characteristics in SOI MOSFETs for Analog Applications , Tseng, Y.C.;Huang, W.M.;Monk, D.;Diaz, D.;Ford, J.M.;Woo, J.C.S. , Symp. VLSI Tech. Dig. / v.,pp.112, 1998
    

이 논문을 인용한 문헌 (0)

1. 이 논문을 인용한 문헌 없음