• 검색어에 아래의 연산자를 사용하시면 더 정확한 검색결과를 얻을 수 있습니다.
  • 검색연산자
검색연산자 기능 검색시 예
() 우선순위가 가장 높은 연산자 예1) (나노 (기계 | machine))
공백 두 개의 검색어(식)을 모두 포함하고 있는 문서 검색 예1) (나노 기계)
예2) 나노 장영실
| 두 개의 검색어(식) 중 하나 이상 포함하고 있는 문서 검색 예1) (줄기세포 | 면역)
예2) 줄기세포 | 장영실
! NOT 이후에 있는 검색어가 포함된 문서는 제외 예1) (황금 !백금)
예2) !image
* 검색어의 *란에 0개 이상의 임의의 문자가 포함된 문서 검색 예) semi*
"" 따옴표 내의 구문과 완전히 일치하는 문서만 검색 예) "Transform and Quantization"
쳇봇 이모티콘
ScienceON 챗봇입니다.
궁금한 것은 저에게 물어봐주세요.

논문 상세정보

High-Performance Synchronization for Circuit Emulation in an Ethernet MAN


Ethernet is being deployed in metropolitan area networks (MANs) as a lower-cost alternative to SONET-based infrastructures. MANs are usually required to support common communication services, such as voice and frame relay, based on legacy synchronous TDM technology in addition to asynchronous packet data transport. This paper addresses the clock synchronization problem that arises when transporting synchronous services over an asynchronous packet infrastructure, such as Ethernet. A novel algorithm for clock synchronization is presented combining time-stamp methods used in the network time protocol (NTP) with signal processing techniques applied to measured packet interarrival times. The algorithm achieves the frequency accuracy, stability, low drift, holdover performance, and rapid convergence required for viable emulation of TDM circuit services over Ethernet.

참고문헌 (24)

  1. International Telecommunication Union (ITU), Telecommunication Standardization Sector, 'The control of jitter and wonder within digital networks which are based on the 1544 kbits/s hierarchy,' ITU-T Recommendation G.824, Mar. 2000 
  2. S. Bregni, 'A historical perspective on telecommunications network synchronization,' IEEE Cornman. Mag., vol. 36, no. 6, pp. 158-166, June 1998 
  3. C.-S. Li and Y. Ofek, 'Distributed source-destination synchronization using inband clock distribution,' IEEE J. Select. Areas Commun., vol. 14, no. 1, pp. 153-161, Jan. 1996 
  4. H. M. Ahmed and M. G. Hluchyj, 'ATM circuit emulation - a comparison of recent techniques,' in Proc. IEEE GLOBECOM'91, 1991, pp. 370-374 
  5. W. C. Lindsey and C. M. Chie, 'A survey of digital phase-locked loops,' Proc. IEEE, vol. 69, no. 4, pp. 410-431, Apr. 1981 
  6. D. L. Mills, 'Modeling and analysis of computer network clocks,' Electrical Engineering Report 92-5-2, University of Delaware, May 1992 
  7. R. M. Metcalfe and D. R. Boggs, 'Ethernet: Distributed packet switching for local computer networks,' Commun. of the ACM, vol. 19, no. 5, pp. 395-404, July 1976 
  8. D. L. Mills, 'Adaptive hybrid clock discipline algorithm for the network time protocol,' IEEE/ACMTrans. Networking, vol. 6, no. 5, pp. 505-514, Oct. 1998 
  9. A. Chapman and H. T. Kung, 'Enhancing transport networks with Internet protocols,' IEEE Commun. Mag., vol. 36, no. 5, pp. 100-101, May 1998 
  10. International Telecommunications Union, 'B-ISDN ATM adaptation layer specification: Type 1 AAL,' ITU- T 1.363, Aug. 1996 
  11. S. Floyd and V. Jacobson, 'Link-sharing and resource management models for packet networks,' IEEE/ACM Trans. Networking, vol. 3, no. 4, pp. 365-386, Aug. 1995 
  12. D. L. Mills, 'Improved algorithms for synchronizing computer network clocks,' IEEE/ACM Trans. Networking, vol. 3, no. 3, pp. 245-254, June 1995 
  13. American National Standard Institute, 'Synchronization interface standard,' ANSI T1.101-1994, Feb. 1994 
  14. Pseudo Wire Emulation Edge to Edge (pwe3), http://www.ietf.org/html. charters/pwe3 -charter. html 
  15. A. V. Oppenheim and R. W. Shaffer, Discrete-Time Signal Processing, Prentice Hall, 1989 
  16. B. G. Goldberg, 'Programmable fractional-N frequency synthesizer,' U.S. Patent 5,223,132, Jan. 1992 
  17. J. Babcock, 'Sonet: A practical perspective,' Business Commun. Review, vol. 20, no. 9, pp. 59-63, Sept. 1990 
  18. L. Breslau et aI., 'Advances in network simulation,' Computer, vol. 33, no. 5, pp. 59-67, May 2000 
  19. C. L. Phillips and H. T. Nagle, Digital Control Systems, Analysis and Design, 2nd ed., Prentice Hall, 1990 
  20. D. L. Mills, 'On the accuracy and stability of clocks synchronized by the network time protocol in the Internet system,' ACM Comput. Commun. Review, vol. 20, no. 1, pp. 65-75, Jan. 1990 
  21. R. Nora, M. Hamdi, and J. P. Hubaux, 'Circuit emulation over IP networks,' in Proc. IFIP TC6 WG6.1 & WG6.4 / IEEE ComSoc TC on on Gigabit Networking 6-th International Workshop on Protocols for High Speed Networks VI, Aug. 1999, pp. 187-201 
  22. Motorola, 'PowerQUICC II integrated communications processor family,' Motorola Fact Sheet, Rev. 3, 2001 
  23. Metro Ethernet Forum, http://www.metroethernetforum.org 
  24. R. C. Lau and P. E. Fleischer, 'Synchronous techniques for timing recovery in BISDN,' IEEE Trans. Commun., vol. 43, no. 234, pp. 1810-1818, Feb./Mar./Apr. 1995 

이 논문을 인용한 문헌 (0)

  1. 이 논문을 인용한 문헌 없음


원문 PDF 다운로드

  • ScienceON :

원문 URL 링크

원문 PDF 파일 및 링크정보가 존재하지 않을 경우 KISTI DDS 시스템에서 제공하는 원문복사서비스를 사용할 수 있습니다. (원문복사서비스 안내 바로 가기)

상세조회 0건 원문조회 0건

DOI 인용 스타일