최소 단어 이상 선택하여야 합니다.
최대 10 단어까지만 선택 가능합니다.
다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
NTIS 바로가기전기전자학회논문지 = Journal of IKEEE, v.24 no.4, 2020년, pp.961 - 968
최준영 (School of Electronic Engineering, Kumoh National Institute of Technology) , 신경욱 (School of Electronic Engineering, Kumoh National Institute of Technology)
This paper describes a design of high performance modular multiplier that is essentially used for elliptic curve cryptography. Our modular multiplier supports modular multiplications for five field sizes over GF(p), including 192, 224, 256, 384 and 521 bits as defined in NIST FIPS 186-2, and it calc...
N. Koblitz, "Elliptic curve cryptosystems," Mathematics of Computation, vol.48, no.177, pp. 203-209, Jan. 1987.
D. Basu Roy and D. Mukhopadhyay, "High-Speed Implementation of ECC Scalar Multiplication in GF(p) for Generic Montgomery Curves," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.27, no.7, pp.1587-1600, July 2019. DOI: 10.1109/ TVLSI.2019.2905899.
P. L. Montgomery, "Modular multiplication without trial division," Mathematics of Computation, vol.44, no.170, pp.519-521, May 1985.
A. Karatsuba and Y. Ofman, "Multiplication of many-digital numbers by automatic computers," Proceedings of the USSR Academy of Sciences, vol.145, no.2, pp.293-294, 1962.
J.-C. Bajard, L.-S. Didier and P. Kornerup, "An RNS Montgomery modular multipli-cation algorithm," in IEEE Transactions on Computers, vol.47, no.7, pp.766-776, July 1998. DOI: 10.1109/ 12.709376.
M. M. Islam, M. S. Hossain, M. Shahjalal, M. K. Hasan and Y. M. Jang, "Area-Time Efficient Hardware Implementation of Modular Multiplication for Elliptic Curve Cryptography," IEEE Access, vol.8, pp.73898-73906, 2020. DOI: 10.1109/ACCESS.2020.2988379.
E. Ozturk, "Design and Implementation of a Low-Latency Modular Multiplication Algorithm," IEEE Transactions on Circuits and Systems I: Regular Papers, vol.67, no.6, pp.1902-1911, June 2020. DOI: 10.1109/TCSI.2020.2966755.
S. Li and Z. Gu, "Lazy Reduction and Multi-Precision Division Based on Modular Reductions," 2018 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), Chengdu, 2018, pp.407-410.
National Institute of Standard and Technology (NIST), Digital Signature Standard (DSS), NIST Std. FIPS PUB 186-2, 2000.
X. Feng and S. Li, "A high performance fpga implementation of 256-bit elliptic curve cryptography processor over GF(p)," IEICE Transactions on Fundamentals of Electronics Communications & Computer Sciences, vol. E98.A, no.3, pp.863-869, 2015.
J. S. S. B. K. T. Maharaja, Vedic Mathematics, MotilalBanarsidass, New Delhi, India, 1994.
K. Javeed, X. Wang and M. Scott, "Serial and parallel interleaved modular multipliers on FPGA paltform," 2015 25th International Conference on Field Programmable Logic and Applications (FPL), pp.1-4, Sept 2015.
R. Liu and S. Li, "A design and implementation of Montgomery modular multiplier," IEEE International Symposium on Circuits and Systems (ISCAS), pp.1-4, May 2019.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.