참고문헌 (16)

1. International Technology Roadmap for Semiconductors (ITRS), Executive Summary. 

2. 10.1145/288548.289070 R. Saleh, D. Overhauser, S. Taylor, “Full-Chip Verification of UDSM Designs”, 1998, ACM 1-58113-008-2/98/0011. 

   

3. ISLPED’03, Seoul, Korea Kyu-won Choi 72 2003 UDSM (Ultra-Deep Sub-Micron)-Aware Post-Layout Power Optimization for Ultra Low-Power CMOS VLSI” 

4. A simple MOSFET model for circuit analysis”, IEEE Trans on Electron Devices, Apr- Sakurai 38 4 887 1991 

5. Berkeley Xi 2007 , BSIM4.6.1 MOSFET Model - User Manual, Department of Electrical and Computer Engineering, University of California 

6. IEEE J. Solid-State Circuits Sakurai 25 584 1990 10.1109/4.52187 Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas 

   상세보기

7. Proc of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI’03) Makram 2003 Modified Sakurai-Newton Current Model and its applications to CMOS Digital Circuit Design 

8. Proc. of IEEE Computer Society Chandra 247-252 2009 Extended-Sakurai-Newton MOSFET Model for Ultra-Deep-Submicrometer CMOS Digital Design” 

9. IEEE Solid State Circuits Bisdaunis 33 2 302 1998 10.1109/4.658636 Analytical transient Response and propagation delay evaluation of the CMOS inverter far Short-channel devices 

   상세보기

10. Proceeding of IEEE Int. Symposium on Circuits and System Tang 283 2000 Delay and power expressions characterizing a CMOS inverter driving an RLC load 

11. Proc. Of I.E.E.E. Lin 1990 An Accurate Efficient Delay Model for C.M.O.S. Gates in Switch- Level Timing Analysis 

12. Proc. of IEEE Int. Conf. on Circuits and Systems Sakurai 105 1990 10.1109/ISCAS.1990.111928 A simple short-channel MOSFET model and its application to delay analysis of Inverters and series-connected MOSFETs 

    

13. 10.1109/4.400428 S Dutta, Shivaling S. M Shetti, and Stephen L. Lusky, “A Comprehensive Delay Model for CMOS Inverters”, IEEE Journal of Solid-State Circuits , August-1995, Vol.30, No.8. 

    상세보기

14. ASU, Berkeley Predictive Technology Model (BPTM) Dept. of EE, Arizona State Univ., Tempe, AZ, 2006 [Online]. 

15. 10.1109/4.68126 T. Sakurai and Richard Newton, “Delay analysis of series-connected MOSFET circuits”, IEEE J. Solid-State Circuits, Feb-1991, vol. 26, no. 2, pp. 122-131,. 

    상세보기

16. 10.1109/4.792617 K. A. Bowman, B.L. Austin, J.C. Eble, X. Tang, and J. D. Meindl, “A Physical Alpha-Power Law MOSFET Model”, IEEE Journal of Solid-State Circuits, Oct-1999, vol.34, no.10. 

    상세보기