다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
NTIS 바로가기
Facta universitatis. Series Electronics and energetics, v.16 no.2, 2003년, pp.215 - 232
Jovanovic, Goran (Faculty of Electronic Engineering, University of Niš) , Stojcev K., Mile
AI-Helper
This paper describes dual delay locked loop architecture with a mixed mode phase tuning method. The circuit accomplishes low jitter, unlimited phase shift in a large operating range, and accurate phase alignment with high resolution for relatively low input clock frequency. The architecture employs ...
Taylor, S.S.. A high-performance GaAs pin electronics circuit for automatic test equipment. IEEE journal of solid-state circuits, vol.28, no.10, 1023-1029.
Pavlović, V., Dimitrijević, B., Stojcev, M., Golubović, Lj., Živković, M., Stamenković, Lj.. Realization of the ultrasonic liquid flowmeter based on the pulse-phase method. Ultrasonics, vol.35, no.1, 87-102.
Gruntman, M. A.. MASTIF: Mass analysis of secondaries by time-of-flight technique. A new approach to secondary ion mass spectrometry. Review of scientific instruments, vol.60, no.10, 3188-3194.
Raisanen-Ruotsalainen, E., Rahkonen, T., Kostamovaara, J.. A low-power CMOS time-to-digital converter. IEEE journal of solid-state circuits, vol.30, no.9, 984-990.
Foley, D.J., Flynn, M.P.. CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and temperature-compensated tunable oscillator. IEEE journal of solid-state circuits, vol.36, no.3, 417-423.
Yongsam Moon, Jongsang Choi, Kyeongho Lee, Deog-Kyoon Jeong, Min-Kyu Kim. An all-analog multiphase delay-locked loop using a replica delay line for wide-range operation and low-jitter performance. IEEE journal of solid-state circuits, vol.35, no.3, 377-384.
Farjad-Rad, R., Dally, W., Ng, Hiok-Tiaq, Senthinathan, R., Lee, M.-J.E., Rathi, R., Poulton, J.. A low-power multiplying DLL for low-jitter multigigahertz clock generation in highly integrated digital chips. IEEE journal of solid-state circuits, vol.37, no.12, 1804-1812.
Johnson, M.G., Hudson, E.L.. A variable delay line PLL for CPU-coprocessor synchronization. IEEE journal of solid-state circuits, vol.23, no.5, 1218-1223.
Sidiropoulos, S., Horowitz, M.A.. A semidigital dual delay-locked loop. IEEE journal of solid-state circuits, vol.32, no.11, 1683-1692.
Hatakeyama, A., Mochizuki, H., Aikawa, T., Takita, M., Ishii, Y., Tsuboi, H., Fujioka, S., Yamaguchi, S., Koga, M., Serizawa, Y., Nishimura, K., Kawabata, K., Okajima, Y., Kawano, M., Kojima, H., Mizutani, K., Anezaki, T., Hasegawa, M., Taguchi, M.. A 256-Mb SDRAM using a register-controlled digital DLL. IEEE journal of solid-state circuits, vol.32, no.11, 1728-1734.
Christiansen, J.. An integrated high resolution CMOS timing generator based on an array of delay locked loops. IEEE journal of solid-state circuits, vol.31, no.7, 952-957.
Tanoi, S., Tanabe, T., Takahashi, K., Miyamoto, S., Uesugi, M.. A 250-622 MHz deskew and jitter-suppressed clock buffer using two-loop architecture. IEEE journal of solid-state circuits, vol.31, no.4, 487-493.
Kim, J., Horowitz, M.A.. Adaptive supply serial links with sub-1-V operation and per-pin clock recovery. IEEE journal of solid-state circuits, vol.37, no.11, 1403-1413.
*원문 PDF 파일 및 링크정보가 존재하지 않을 경우 KISTI DDS 시스템에서 제공하는 원문복사서비스를 사용할 수 있습니다.
출판사/학술단체 등이 한시적으로 특별한 프로모션 또는 일정기간 경과 후 접근을 허용하여, 출판사/학술단체 등의 사이트에서 이용 가능한 논문
Copyright KISTI. All Rights Reserved.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.