$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Semiconductor integrated circuit devices 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-027/10
  • H01L-029/34
  • H01L-029/06
  • H01L-023/48
출원번호 US-0623878 (1975-10-20)
우선권정보 UK-0050342 (1974-11-20)
발명자 / 주소
  • Warwick William Arthur (Winchester EN)
출원인 / 주소
  • International Business Machines Corporation (Armonk NY 02)
인용정보 피인용 횟수 : 103  인용 특허 : 1

초록

A power bus element for use in large scale integrated circuits is described. Each bus element consists, for example, of a chip of silicon having two levels of metallization thereon, one acting as an earth (or ground) return plane and the other providing power voltages. Dependent contacts on the chip

대표청구항

A semiconductor integrated circuit device comprising a semiconductor wafer containing a plurality of integrated circuit islands arranged in rows defining therebetween channels, said channels providing pathways for electrical signal interconnections between circuit islands, each circuit island having

이 특허에 인용된 특허 (1)

  1. Craford Magnus George (St. Louis MO) Bailey Paul T. (Creve Coeur MO), Integrated semiconductor light-emitting display array.

이 특허를 인용한 특허 (103)

  1. Larking, John E., Arrangement for high frequency application.
  2. Ference, Thomas G.; Howell, Wayne J.; Tonti, William R.; Williams, Richard Q., Chip edge interconnect apparatus and method.
  3. Lin, Mou-Shiung; Lee, Jin-Yuan; Huang, Ching-Cheng, Chip package with die and substrate.
  4. Standing,Martin; Schofield,Hazel D, Chip scale surface mounted device and process of manufacture.
  5. Standing,Martin; Schofield,Hazel Deborah, Chip scale surface mounted device and process of manufacture.
  6. Standing,Martin; Schofield,Hazel Deborah, Chip scale surface mounted device and process of manufacture.
  7. Lin, Mou-Shiung, Chip structure with a passive device and method for forming the same.
  8. Thomas H. DiStefano ; John W. Smith, Chip with internal signal routing in external element.
  9. Farlow, Andy; Pavier, Mark; Sawle, Andrew N.; Pearson, George; Standing, Martin, Chip-scale package.
  10. Standing, Martin; Clarke, Robert J, Chip-scale package.
  11. Standing, Martin; Clarke, Robert J, Conductive chip-scale package.
  12. Cruz, Claude A., Configurable power distribution circuit.
  13. Larking,John E., Direct FET device for high frequency application.
  14. Larking,John E., Direct fet device for high frequency application.
  15. Wen Cheng P. ; Wong Wah S., Flip chip monolithic microwave integrated circuit with mushroom-shaped, solder-capped, plated metal bumps.
  16. Hirano Naohiko,JPX ; Doi Kazuhide,JPX ; Takubo Chiaki,JPX ; Tazawa Hiroshi,JPX ; Hosomi Eiichi,JPX ; Hiruta Yoichi,JPX ; Okada Takashi,JPX ; Shibasaki Koji,JPX, Flip chip mounting type semiconductor device.
  17. Lin, Mou-Shiung, High performance IC chip having discrete decoupling capacitors attached to its IC surface.
  18. Joshi Rajeev, High performance flip chip package.
  19. Joshi Rajeev, High performance flip chip package.
  20. Joshi, Rajeev, High performance multi-chip flip chip package.
  21. Joshi,Rajeev, High performance multi-chip flip chip package.
  22. Rajeev Joshi, High performance multi-chip flip chip package.
  23. Joshi, Rajeev, High performance multi-chip flip package.
  24. Lin, Mou-Shiung, High performance system-on-chip discrete components using post passivation process.
  25. Lin, Mou-Shiung, High performance system-on-chip discrete components using post passivation process.
  26. Lin, Mou-Shiung, High performance system-on-chip inductor using post passivation process.
  27. Lin, Mou-Shing, High performance system-on-chip using post passivation process.
  28. Lin, Mou-Shiung, High performance system-on-chip using post passivation process.
  29. Standing,Martin, High voltage semiconductor device housing with increased clearance between housing can and die for improved flux flushing.
  30. Lee, Jin-Yaun; Lin, Mou-Shiung; Huang, Ching-Cheng, Integrated chip package structure using ceramic substrate and method of manufacturing the same.
  31. Lin, Mou-Shiung; Lee, Jin-Yuan; Huang, Ching-Cheng, Integrated chip package structure using organic substrate and method of manufacturing the same.
  32. Lin, Mou-Shiung; Lee, Jin-Yuan; Huang, Ching-Cheng, Integrated chip package structure using silicon substrate and method of manufacturing the same.
  33. Early James M. (Palo Alto CA), Integrated circuit chip wiring arrangement providing reduced circuit inductance and controlled voltage gradients.
  34. Mezawa, Tsutomu, Integrated circuit device module.
  35. Haug Werner O. (Boeblingen DEX) Klink Erich (Schoenaich DEX) Krll Karl E. (Altdorf DEX) Ludwig Thomas (Sindelfingen DEX) Schettler Helmut (Dettenhausen DEX) Stahl Rainer (Schnaich DEX) Wagner Otto M., Integrated circuit package.
  36. Tanizawa Tetsu (Kawasaki JPX), Integrated circuit semiconductor device formed on a wafer.
  37. Bezuk Steve J. (Inver Grove Heights MN) Gheewala Tushar R. (Eagan MN) Campbell Stephen A. (Woodbury MN) Baseman Robert J. (Pleasantville NY), Interconnect for layered integrated circuit assembly.
  38. Yu, Chen-Hua; Jeng, Shin-Puu; Hou, Shang-Yun; Yeh, Der-Chyang, Interposer system and method.
  39. Izak Bencuya ; Maria Christina B. Estacio PH; Steven P. Sapp ; Consuelo N. Tangpuz PH; Gilmore S. Baje PH; Rey D. Maligro PH, Low Resistance package for semiconductor devices.
  40. Early James M. (Palo Alto CA), Means for reducing signal propagation losses in very large scale integrated circuits.
  41. Doyle, Brian; Vu, Quat T.; Fraser, David B., Method for capacitively coupling electronic devices.
  42. Lee, Jin-Yuan; Lin, Mou-Shiung; Huang, Ching-Cheng, Method for fabricating chip package with die and substrate.
  43. Lin, Mou-Shiung; Lee, Jin-Yuan, Method for making high-performance RF integrated circuits.
  44. Lin, Mou-Shiung; Lee, Jin-Yuan, Method for making high-performance RF integrated circuits.
  45. Fjelstad, Joseph, Method of electrically connecting a microelectronic component.
  46. Fjelstad, Joseph, Method of electrically connecting a microelectronic component.
  47. Fjelstad, Joseph, Method of electrically connecting a microelectronic component.
  48. Fjelstad, Joseph, Method of electrically connecting a microelectronic component.
  49. Fjelstad, Joseph, Method of electrically connecting a microelectronic component.
  50. Fjelstad, Joseph, Method of electrically connecting a microelectronic component.
  51. Fjelstad, Joseph; Karavakis, Konstantine, Methods of making compliant semiconductor chip packages.
  52. Kovac, Zlata; Mitchell, Craig; Distefano, Thomas; Smith, John, Methods of making microelectronic assemblies including compliant interfaces.
  53. Kovac,Zlata; Mitchell,Craig S.; DiStefano,Thomas H.; Smith,John W., Methods of making microelectronic assemblies including compliant interfaces.
  54. Kurth, Eric A.; Franklin, Patrick, Microbolometer contact systems and methods.
  55. Haba, Belgacem; Beroz, Masud; Kang, Teck-Gyu; Kubota, Yoichi; Krishnan, Sridhar; Riley, III, John B.; Mohammed, Ilyas, Microelectonic packages and methods therefor.
  56. Haba, Belgacem, Microelectronic assemblies having compliancy.
  57. Oganesian, Vage; Gao, Guilian; Haba, Belgacem; Ovrutsky, David, Microelectronic assemblies having compliancy and methods therefor.
  58. Oganesian, Vage; Gao, Guilian; Haba, Belgacem; Ovrutsky, David, Microelectronic assemblies having compliancy and methods therefor.
  59. Oganesian, Vage; Gao, Guilian; Haba, Belgacem; Ovrutsky, David, Microelectronic assemblies having compliancy and methods therefor.
  60. Fjelstad, Joseph; Karavakis, Konstantine, Microelectronic assemblies having compliant layers.
  61. Fjelstad, Joseph; Karavakis, Konstantine, Microelectronic assemblies having compliant layers.
  62. Fjelstad,Joseph; Karavakis,Konstantine, Microelectronic assemblies having compliant layers.
  63. Fjelstad,Joseph; Karavakis,Konstantine, Microelectronic assemblies having compliant layers.
  64. Haba, Belgacem; Beroz, Masud; Kang, Teck-Gyu; Kubota, Yoichi; Krishnan, Sridhar; Riley, III, John B.; Mohammed, Ilyas, Microelectronic packages and methods therefor.
  65. Haba, Belgacem; Beroz, Masud; Kang, Teck-Gyu; Kubota, Yoichi; Krishnan, Sridhar; Riley, III, John B.; Mohammed, Ilyas, Microelectronic packages and methods therefor.
  66. Kaw Ravindhar K. (San Jose CA), Monolithic semiconductor chip interconnection technique and arrangement.
  67. Neugebauer Constantine A. (Schenectady NY) Levinson Lionel M. (Schenectady NY) Glascock ; II Homer H. (Scotia NY) Eichelberger Charles W. (Schenectady NY) Wojnarowski Robert J. (Ballston Lake NY) Car, Multi-chip interconnection package.
  68. DiStefano, Thomas H.; Smith, John W., Off-chip signal routing between multiply-connected on-chip electronic elements via external multiconductor transmission line on a dielectric element.
  69. Ng, Kwok K.; Sze, Simon M., Packaging microminiature devices.
  70. Aipperspach Anthony G. (Rochester MN) Cox Dennis T. (Rochester MN) Fitzgerald Joseph M. (Austin TX), Porous circuit macro for semiconductor integrated circuits.
  71. Lin, Mou-Shiung; Chou, Chiu-Ming; Chou, Chien-Kang, Post passivation interconnection process and structures.
  72. Lin, Mou-Shiung; Chou, Chiu-Ming; Chou, Chien-Kang, Post passivation interconnection process and structures.
  73. Lin, Mou-Shiung; Chou, Chiu-Ming; Chou, Chien-Kang, Post passivation interconnection structures.
  74. Standing, Martin, Process of fabricating a semiconductor package.
  75. Kang, Teck-Gyu; Wang, Wei-Shun; Sato, Hiroaki; Hashimoto, Kiyoaki; Nakadaira, Yoshikuni; Masuda, Norihito; Haba, Belgacem; Mohammed, Ilyas; Damberg, Philip, Semiconductor chip assembly and method for making same.
  76. Kang, Teck-Gyu; Wang, Wei-Shun; Sato, Hiroaki; Hashimoto, Kiyoaki; Nakadaira, Yoshikuni; Masuda, Norihito; Haba, Belgacem; Mohammed, Ilyas; Damberg, Philip, Semiconductor chip assembly and method for making same.
  77. Lee, Wen-Chieh; Lin, Mou-Shiung; Chou, Chien-Kang; Liu, Yi-Cheng; Chou, Chiu-Ming; Lee, Jin-Yuan, Semiconductor chip with coil element over passivation layer.
  78. Lee, Wen-Chieh; Lin, Mou-Shiung; Chou, Chien-Kang; Liu, Yi-Cheng; Chou, Chiu-Ming; Lee, Jin-Yuan, Semiconductor chip with coil element over passivation layer.
  79. Standing, Martin, Semiconductor device having clips for connecting to external elements.
  80. Cardwell, Charles S., Semiconductor device package with improved cooling.
  81. Duboz Jean-Yves,FRX ; Rosencher Emmanuel,FRX ; Bois Philippe,FRX, Semiconductor hybrid component.
  82. Kato Toshiya (Kawasaki JPX) Enkaku Motohiro (Sagamihara JPX), Semiconductor integrated circuit device of multilayer interconnection structure.
  83. Standing,Martin, Semiconductor package.
  84. van Zyl, Gideon, Semiconductor package for multiple high power transistors.
  85. Lin, Mou-Shiung; Lee, Jin-Yuan; Huang, Ching-Cheng, Semiconductor package with interconnect layers.
  86. Matsuo, Mie; Yoda, Takashi, Stacked type semiconductor device.
  87. Standing, Martin; Sawle, Andrew Neil, Surface mounted package with die bottom spaced from support board.
  88. Standing,Martin; Sawle,Andrew N, Surface mounted package with die bottom spaced from support board.
  89. Sharma Shanti S. (Maple Shade NJ) Borgini Fred (Haddonfield NJ), Tailorable standard cells and method for tailoring the performance of IC designs.
  90. Young Peter L. (South Barrington IL) Cech Jay (Elmhurst IL) Li Kin (Lombard IL), Thin-film electrical connections for integrated circuits.
  91. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  92. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  93. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  94. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  95. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  96. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  97. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  98. Sebesta, Robert David; Wilson, James Warren, Variable thickness pads on a substrate surface.
  99. Lin, Mou-Shiung; Wei, Gu-Yeon, Voltage regulator integrated with semiconductor chip.
  100. Stopper Herbert (Orchard Lake MI) Perkins Cornelius C. (Brimingham MI), Wafer and method of making same.
  101. Standing, Martin, Wafer level underfill and interconnect process.
  102. Stopper Herbert (Orchard Lake MI) Perkins Cornelius C. (Birmingham MI), Wafer scale package system and header and method of manufacture thereof.
  103. Kusano Masaaki (Yokohama JPX), Wiring substrate for a matrix circuit.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로