$\require{mediawiki-texvc}$
  • 검색어에 아래의 연산자를 사용하시면 더 정확한 검색결과를 얻을 수 있습니다.
  • 검색연산자
검색도움말
검색연산자 기능 검색시 예
() 우선순위가 가장 높은 연산자 예1) (나노 (기계 | machine))
공백 두 개의 검색어(식)을 모두 포함하고 있는 문서 검색 예1) (나노 기계)
예2) 나노 장영실
| 두 개의 검색어(식) 중 하나 이상 포함하고 있는 문서 검색 예1) (줄기세포 | 면역)
예2) 줄기세포 | 장영실
! NOT 이후에 있는 검색어가 포함된 문서는 제외 예1) (황금 !백금)
예2) !image
* 검색어의 *란에 0개 이상의 임의의 문자가 포함된 문서 검색 예) semi*
"" 따옴표 내의 구문과 완전히 일치하는 문서만 검색 예) "Transform and Quantization"

통합검색

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

특허 상세정보

System for checking two data processors operating in parallel

특허상세정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판) G06F-011/08    G06F-015/00   
미국특허분류(USC) 364/200 ; 235/153AE
출원번호 US-0583250 (1975-06-03)
우선권정보 IT-0068735 (1974-06-03)
발명자 / 주소
출원인 / 주소
인용정보 피인용 횟수 : 35  인용 특허 : 0
초록

Two substantially identical data processors, operating in parallel, include each a general-purpose computer and an associated data store connected to each other by way of a respective logic network, the two networks being substantially identical and intercommunicating for recurrent comparisons of their settings. Each network includes a buffer memory for the temporary inscription of addresses in the corresponding data store together with data words to be read out of and into that store at the inscribed addresses, as well as a pair of counters respectively...

대표
청구항

In a data-processing system, in combination: a pair of substantially identical data processors connected for parallel operation in the performance of a succession of operating cycles, ech data processor comprising a computer and a data store, said computer being provided with programming means establishing a succession of operating cycles, each cycle including a transfer operation and a checking operation; a pair of substantially identical logic networks each inserted between the computer and the data store of a respective one of said data processors, ea...

이 특허를 인용한 특허 피인용횟수: 35

  1. Griffin, Gerry; McLoughlin, Michael. Apparatus and method for two computing elements in a fault-tolerant server to execute instructions in lockstep. USP2005086928583.
  2. Long,Finbarr Denis; Ardini,Joseph; Kirkpatrick,Dana A.; O'Keeffe,Michael James. Apparatus and methods for fault-tolerant computing using a switching fabric. USP2006067065672.
  3. Mohrman Edward A. (Phoenix AZ) Umeno Tsunetaka (Tokyo JPX) Sato Fumitaka (Tokyo JPX). Data processing system having redundant control processors for fault detection. USP1984064456952.
  4. Van Driel Carel-Jan L. (Eindhoven NLX). Data processor system based on an (n, k) symbol code having symbol error correctibility and plural error mendability. USP1996015488617.
  5. Strelow ; Horst. Digital data computer processing system. USP1978064096990.
  6. Horvath Charles J. (Concord MA) Leavitt William I. (Grafton MA) Tetreault Mark D. (Northborough MA) Green Gregory M. (Boxborough MA) Churchill Peter C. (Boxborough MA). Digital data processing methods and apparatus for fault detection and fault tolerance. USP1997055630056.
  7. Horvath Charles J. ; Leavitt William I. ; Tetreault Mark D. ; Green Gregory M. ; Churchill Peter C.. Digital data processing methods and apparatus for fault detection and fault tolerance. USP1998115838900.
  8. Tawfik David A. (Woodcliff Lake NJ) Doniger Jerry (Montvale NJ) Porawski Donald J. (Cedar Grove NJ). Digital flight guidance system. USP1980084217486.
  9. Kumahara Mitsuo (Hamura JPX) Ishii Takatoshi (Oume JPX). Dual data processing system. USP1980064208715.
  10. Bruckert William F. (Northboro MA) Bissett Thomas D. (Derry NH). Dual zone, fault tolerant computer system with error checking in I/O writes. USP1991045005174.
  11. Bruckert William F. (Northboro MA) Bissett Thomas D. (Derry NH) Riegelhaupt Norbert H. (Framingham MA). Dual-rail processor with error checking at single rail interfaces. USP1990034907228.
  12. Suzuki Yoshio (Wakoh JPX) Yukihiko Suzaki (Tokyo JPX). Electronic control system for internal combustion engines. USP1989014797828.
  13. Somers, Jeffrey S.; Huang, Wen-Yi; Tetreault, Mark D.; Wegner, Timothy M.. Fault-tolerant computer system with voter delay buffer. USP2004116820213.
  14. Krings Lothar (Baden CHX). Fault-tolerant multiprocessor arrangement. USP1989044819232.
  15. Adler Reinhard (Althengstett DEX) Maatje Henri (Oslo NOX). High-reliability vehicle control system. USP1980014181945.
  16. Iizuka, Kenichi; Toshimori, Kumiko; Mikami, Machiko. Inter-bus communication interface device. USP2016069378165.
  17. Campanini Giorgio (Bareggio ITX). Interface circuit arrangement for transferring data from a master processor to a slave processor. USP1987104700292.
  18. Bruckert William F. (Northboro MA) Bissett Thomas D. (Derry NH) Norcross Mitchell O. (Framingham MA) Ward Kenneth A. (Marlboro MA). Interface of non-fault tolerant components to fault tolerant system. USP1990044916704.
  19. Williams Emrys John,GBX. Memory management in fault tolerant computer systems utilizing a first and second recording mechanism and a reintegrati. USP1999095953742.
  20. Desmond John P. (1954 SE. Quail Cir. Hillsboro OR 97124) Ford Douglas W. (283 NE. 34th Pl. Hillsboro OR 97124) Fossey Michael E. (2320 22nd Ave. Forest Grove OR 97116) Stanbro Michael (7850 SW. Hemlo. Method and apparatus for detecting control system data processing errors. USP1987104698785.
  21. Suffin, A. Charles. Method and apparatus for deterministically booting a computer system having redundant components. USP2004026691225.
  22. Fremont Michael J. (Palo Alto CA). Method and apparatus for fault recovery within a computing system. USP1987104703481.
  23. Somers, Jeffrey S.; Tetreault, Mark D.; Wegner, Timothy M.. Method and system for upgrading fault-tolerant systems. USP2004026687851.
  24. Nitschke Werner (Ditzingen DEX) Weller Hugo (Oberriexingen DEX) Drobny Wolfgang (Besigheim DEX) Taufer Peter (Renningen DEX). Method of monitoring an error correction of a plurality of computer apparatus units of a multi-computer system. USP1989084853932.
  25. Cedolin Riccardo (Turin ITX) Chiarottino Wolmer (Turin ITX) Giandonato Giuseppe (Turin ITX) Giorcelli Silvano (Turin ITX) Martinengo Giorgio (Turin ITX) Sofi Giorgio (Turin ITX) Villone Sergio (Turin. Modular signal-processing system. USP1982124366535.
  26. Krol Thijs (Eindhoven NLX). Multi-processor computer system. USP1983084402045.
  27. Wassel William W. (Trafford PA) Remley Gilbert W. (Sharpsburg PA). Nuclear reactor in core flux mapping system. USP1981054268354.
  28. Strelow Horst (Cremlingen DEX). Parallel digital data processing system with automatic fault recognition utilizing sequential comparators having a delay. USP1980094222515.
  29. Zydek Michael,DEX ; Zinke Olaf,DEX ; Fey Wolfgang,DEX ; Engelmann Mario,DEX. Process and circuitry for monitoring a data processing circuit. USP2000096115832.
  30. Mohat William D.. Processor independent error checking arrangement. USP1998065764660.
  31. Strelow Horst (Brunswick DEX). Safety circuit for a data processing system producing binary signals. USP1979044149069.
  32. Iizuka, Kenichi; Toshimori, Kumiko; Mikami, Machiko. Security network controller. USP2018049942207.
  33. Murphy Richard D. (Monroe CT) Clelford Douglas H. (Shelton CT). Selective disablement in fail-operational, fail-safe multi-computer control system. USP1981054270168.
  34. Horst Robert W. ; Garcia David J. ; Bunton William Patterson ; Bruckert William F. ; Fowler Daniel L. ; Jones ; Jr. Curtis Willard ; Sonnier David Paul ; Watson William Joel ; Williams Frank A.. Self-checked, lock step processor pairs. USP2001056233702.
  35. Maatje Henri (Oslo NOX) Spannagel Richard (Stuttgart DEX). Vehicle control unit. USP1980044198678.