$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Scientific processor 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-015/16
  • G06F-015/20
출원번호 US-0782374 (1977-03-29)
발명자 / 주소
  • Stokes
  • Richard Arthur
  • Kuck
  • David Jerome
  • Jensen
  • Carl Anton
출원인 / 주소
  • Burroughs Corporation
대리인 / 주소
    Feeney, Jr., Edward J.Chung, Edmund M.Brenner, Leonard C.
인용정보 피인용 횟수 : 110  인용 특허 : 1

초록

A single instruction multiple data (SIMD) processor particularly suited for scientific applications includes a high level language programmable front end processor, a parallel task processor having an array memory, a large very high speed secondary storage system having high speed I/O channels to th

대표청구항

대표청구항이 없습니다.

이 특허에 인용된 특허 (1)

  1. Fox Joel Lawrence (Rhinebeck NY) Marquardt Eugene Everett (Poughkeepsie NY), Configuration and control unit for a heterogeneous multi-system.

이 특허를 인용한 특허 (110)

  1. Collins Clive Allan ; Dapp Michael Charles ; Dieffenderfer James Warren ; Kuchinski David Christopher ; Knowles Billy Jack ; Nier Richard Edward ; Retter Eric Eugene ; Richardson Robert Reist ; Rolfe, APAP I/O programmable router.
  2. Helenius Allan (Westford MA) Lackey ; Jr. Stanley A. (Chelmsford MA) Northrup Thomas A. (Westford MA), Accelerator processor for a data processing system.
  3. Mahan, Justin Michael; Hutchins, Edward A.; Toksvig, Michael J. M., Address independent shader program loading.
  4. Barker Thomas Norman ; Collins Clive Allan ; Dapp Michael Charles ; Dieffenderfer James Warren ; Grice Donald George ; Kogge Peter Michael ; Kuchinski David Christopher ; Knowles Billy Jack ; Lesmeis, Advanced parallel array processor (APAP).
  5. Barker Thomas Norman ; Collins Clive Allan ; Dapp Michael Charles ; Dieffenderfer James Warren ; Grice Donald George ; Kogge Peter Michael ; Kuchinski David Christopher ; Knowles Billy Jack ; Lesmeis, Advanced parallel array processor (APAP).
  6. Barker Thomas N. (Vestal NY) Collins Clive A. (Poughkeepsie NY) Dapp Michael C. (Endwell NY) Dieffenderfer James W. (Owego NY) Grice Donald G. (Kingston NY) Knowles Billy J. (Kingston NY) Lesmeister , Advanced parallel array processor I/O connection.
  7. Dapp Michael C. (Endwell NY) Barker Thomas N. (Vestal NY) Dieffenderfer James W. (Owego NY) Knowles Billy J. (Kingston NY) Lesmeister Donald M. (Vestal NY) Nier Richard E. (Apalachin NY) Rolfe David , Advanced parallel processor including advanced support hardware.
  8. Barrall, Geoffrey S.; Willis, Trevor; Benham, Simon; Cooper, Michael; Meyer, Jonathan; Aston, Christopher J.; Winfield, John, Apparatus and method for hardware implementation or acceleration of operating system functions.
  9. Barrall, Geoffrey S.; Benham, Simon L.; Willis, Trevor E.; Aston, Christopher J., Apparatus and method for hardware-based file system.
  10. Barrall,Geoffrey S.; Benham,Simon L.; Willis,Trevor E.; Aston,Christopher J., Apparatus and method for hardware-based file system.
  11. Barrall, Geoffrey S.; Benham, Simon L.; Willis, Trevor E.; Aston, Christopher J., Apparatus for managing a plurality of root nodes for file systems.
  12. Barrall, Geoffrey S.; Benham, Simon L.; Willis, Trevor E.; Aston, Christopher J., Apparatus for managing plural versions of a root node for an object of a file system.
  13. Artz Ray E. (Apple Valley MN) Martin Richard J. (Eagan MN) Splett Vincent E. (Burnsville MN), Arithmetic computation modifier based upon data dependent operations for SIMD architectures.
  14. Barnes George H. (Wayne PA) Lundstrom Stephen F. (Wayne PA) Shafer Philip E. (Holmes PA), Array processor architecture.
  15. Barnes George H. (Wayne PA) Lundstrom Stephen F. (Wayne PA) Shafer Philip E. (Holmes PA), Array processor architecture connection network.
  16. Grinberg Jan (Los Angeles CA) Etchells Robert D. (Topanga CA) Nudd Graham R. (Los Angeles CA) Hansen Siegfried (Los Angeles CA), Array processor architecture utilizing modular elemental processors.
  17. Wilkinson Paul A. (Apalachin NY) Kogge Peter M. (Endicott NY), Array processor dotted communication network based on H-DOTs.
  18. Culler Glenn J. (Santa Barbara CA), Array processor with parallel operations per instruction.
  19. Dieffenderfer James Warren ; Kogge Peter Michael ; Wilkinson Paul Amba ; Schoonover Nicholas Jerome, Associative parallel processing system.
  20. Wilkinson Paul Amba ; Dieffenderfer James Warren ; Kogge Peter Michael ; Schoonover Nicholas Jerome, Autonomous SIMD/MIMD processor memory elements.
  21. Stolfo Salvatore J. (Ridgewood NJ) Miranker Daniel P. (Austin TX), Binary tree parallel processor.
  22. Redford, John, Branching around conditional processing if states of all single instruction multiple datapaths are disabled and the computer program is non-deterministic.
  23. Culler Glen J. (Santa Barbara CA), Bus arbitration system and method.
  24. Desjourdy Russell R. (Millville MA), Cell processor and memory-managed computer system using same.
  25. Karandikar, Ashish; Agarwal, Pooja, Configurable SIMD engine with high, low and mixed precision modes.
  26. Karandikar, Ashish; Gadre, Shirish; Gruner, Frederick R.; Sijstermans, Franciscus W., Context switching on a video processor having a scalar execution unit and a vector execution unit.
  27. Wilkinson Paul Amba ; Barker Thomas Norman ; Dieffenderfer James Warren ; Kogge Peter Michael ; Lesmeister Donald Michael ; Richardson Robert Reist ; Smoral Vincent John, Controller for a SIMD/MIMD array having an instruction sequencer utilizing a canned routine library.
  28. MacGregor Douglas B. (Austin TX) Zolnowsky John (Austin TX) Mothersole David (Austin TX), Coprocessor instruction format.
  29. Nagashima, Shigeo; Torii, Shunichi; Omoda, Koichiro; Inagami, Yasuhiro, Data processing system including scalar data processor and vector data processor.
  30. Shibayama Shigeki (Yokohama JPX) Iwata Kazuhide (Yokohama JPX) Okuda Nobuo (Yokohama JPX), Data processor.
  31. Lacapra, Francesco; Cattaneo, Fiorenzo; Benham, Simon L.; Willis, Trevor E.; Aston, Christopher J., Distributed file system and method.
  32. Lacapra, Francesco; Cattaneo, Fiorenzo; Benham, Simon L.; Willis, Trevor E.; Aston, Christopher J., Distributed file system and method.
  33. Chheda, Saurabh; Carver, Kristopher; Ashok, Raksit, Energy-focused compiler-assisted branch prediction.
  34. Chheda, Saurabh; Carver, Kristopher; Ashok, Raksit, Energy-focused compiler-assisted branch prediction.
  35. Chheda, Saurabh; Carver, Kristopher; Ashok, Raksit, Energy-focused compiler-assisted branch prediction.
  36. Chheda, Saurabh; Carver, Kristopher; Ashok, Raksit, Energy-focused re-compilation of executables and hardware mechanisms based on compiler-architecture interaction and compiler-inserted control.
  37. Chheda, Saurabh; Carver, Kristopher; Ashok, Raksit, Energy-focused re-compilation of executables and hardware mechanisms based on compiler-architecture interaction and compiler-inserted control.
  38. Barrall, Geoffrey S.; Benham, Simon L.; Willis, Trevor E.; Aston, Christopher J., File server node with non-volatile memory processing module coupled to cluster file server node.
  39. Porter John B. (Lexington MA) Altmann David W. (Marblehead MA) Mattedi Bruno A. (Andover MA) Jones Ralph (Waltham MA), Full floating point vector processor with dynamically configurable multifunction pipelined ALU.
  40. Barker Thomas Norman ; Collins Clive Allan ; Dapp Michael Charles ; Dieffenderfer James Warren ; Knowles Billy Jack ; Lesmeister Donald Michael ; Miles Richard Ernest ; Nier Richard Edward ; Richards, Fully distributed processing memory element.
  41. Gurney, David P.; Desai, Vipul Anil, Generation of address pattern through employment of one or more parameters to store information at parts of storage that are employable with multiprocessing.
  42. Ngai Chuck H. (Endwell NY) Watkins Gerald J. (Endicott NY), High performance parallel vector processor having a modified vector register/element processor configuration.
  43. Scheuneman James H. (St. Paul MN), High performance storage unit.
  44. Sato Fumitaka (Oume JPX), Information processing system.
  45. Crow, Franklin C.; Sewall, Jeffrey R., Interrupt handling techniques in the rasterizer of a GPU.
  46. Crow, Franklin C.; Sewall, Jeffrey R., Interrupt handling techniques in the rasterizer of a GPU.
  47. Karandikar, Ashish; Gadre, Shirish; Lew, Stephen D., Latency tolerant system for executing video processing operations.
  48. Redford, John, Loop handling for single instruction multiple datapath processor architectures.
  49. Johnson William K. (Goleta CA), Massively parallel digital image data processor using pixel-mapped input/output and relative indexed addressing.
  50. Renner, Karl; Shanklin, John P., Master/slave sequencing processor.
  51. Weatherford James R. (Lake Dallas TX) Kimmel Arthur T. (Dallas TX), Memory array unit for computer.
  52. Deerfield Alan J. (Newport RI) Siu Sun-Chi (Marlboro MA), Method and apparatus for addressing a memory by array transformations.
  53. MacGregor Douglas B. (Austin TX) Mothersole David (Austin TX) Zolnowsky John (Austin TX), Method and apparatus for interrupting a coprocessor.
  54. Selvaggi, Richard J.; Pearlstein, Larry A., Method and apparatus for managing tasks in a multiprocessor system.
  55. Cruess Michael (Austin TX) Mothersole David (Austin TX) Zolnowsky John (Austin TX) MacGregor Douglas B. (Austin TX), Method and apparatus for selectively evaluating an effective address for a coprocessor.
  56. Cruess Michael (Austin TX) Mothersole David (Austin TX) Zolnowsky John (Austin TX) MacGregor Douglas B. (Austin TX), Method and apparatus for selectively evaluating an effective address for a coprocessor.
  57. Danskin, John M.; Tamasi, Anthony Michael, Method and system for implementing fragment operation processing across a graphics bus interconnect.
  58. Bowen, Andrew D., Method and system for non stalling pipeline instruction fetching from memory.
  59. Lorie Raymond A. (San Jose CA) Strong ; Jr. Hovey R. (San Jose CA), Method for conditional branch execution in SIMD vector processors.
  60. Karandikar, Ashish; Gadre, Shirish; Salek, Amir H., Methods and systems for command acceleration in a video processor via translation of scalar instructions into vector instructions.
  61. Lew, Stephen D.; Karandikar, Ashish; Gadre, Shirish; Sijstermans, Franciscus W., Multi context execution on a video processor.
  62. Rebel Burghard (Berlin DDX) Gssel Michael (Berlin DDX), Multi-dimensional parallel storage device.
  63. Karandikar, Ashish; Gadre, Shirish; Lew, Stephen D.; Cheng, Christopher T., Multidimensional datapath processing in a video processor.
  64. Nosenchuck Daniel M. (Mercerville NJ) Littman Michael G. (Philadelphia PA), Multinode reconfigurable pipeline computer.
  65. Horst Robert W. (Cupertino CA) Lynch Shannon J. (Los Gatos CA) Costantino Cirillo L. (Castro Valley CA) Beirne John M. (Los Gatos CA), Multiple data patch CPU architecture.
  66. Scheuneman James H. (St. Paul MN), Multiple unit adapter.
  67. Garg, Atul; Sharma, Anil, Multistandard hardware video encoder.
  68. Barker Thomas Norman ; Collins Clive Allan ; Dapp Michael Charles ; Dieffenderfer James Warren ; Knowles Billy Jack ; Rolfe David Bruce, N-dimensional modified hypercube.
  69. Stokes Richard A. (West Chester PA), Operator independent template control architecture.
  70. Kanuri, Mrudula, Optimal use of buffer space by a storage controller which writes retrieved data directly to a memory.
  71. Knowles Billy J. (Kingston NY) Collins Clive A. (Poughkeepsie NY) Desnoyers Christine M. (Pine Bush NY) Grice Donald G. (Kingston NY) Rolfe David B. (West Hurley NY), Parallel computer system providing multi-ported intelligent memory.
  72. Stolfo Salvatore J. (Ridgewood NJ), Parallel processing method.
  73. Wilkinson Paul Amba ; Dieffenderfer James Warren ; Kogge Peter Michael ; Schoonover Nicholas Jerome, Parallel processing system having asynchronous SIMD processing and data parallel coding.
  74. Sfarti Adrian (Sunnyvale CA) Strupat Achim (Irvine CA), Parallel, multiple coprocessor computer architecture having plural execution modes.
  75. Barnes George H. (Wayne PA), Partitionable parallel processor.
  76. Wilkinson Paul Amba ; Dieffenderfer James Warren ; Kogge Peter Michael ; Schoonover Nicholas Jerome, Partitioning of processing elements in a SIMD/MIMD array processor.
  77. Karandikar, Ashish; Gadre, Shirish; Sijstermans, Franciscus W.; Su, Zhiqiang Jonathan, Pipelined L2 cache for memory transfers for a video processor.
  78. Boddie James R. (Hazlet NJ) Gadenz Renato N. (Tinton Falls NJ) Thompson John S. (Tinton Falls NJ), Pipelined digital signal processor using a common data and control bus.
  79. Ngai Chuck H. (Endwell NY) Wassel Edward R. (Endwell NY) Watkins Gerald J. (Endicott NY), Pipelined parallel vector processor including parallel configured element processors for processing vector elements in p.
  80. Vamanan, Balajee; Methar, Tukaram; Kanuri, Mrudula; Krishnan, Sreenivas, Processing of read requests in a memory controller using pre-fetch mechanism.
  81. Mahan, Justin Michael; Hutchins, Edward A.; Kubalska, Ewa M.; Battle, James T., Program sequencer for generating indeterminant length shader programs for a graphics processor.
  82. Lew, Stephen D.; Gadre, Shirish; Karandikar, Ashish; Sijstermans, Franciscus W., Programmable DMA engine for implementing memory transfers and video processing for a video processor.
  83. Mohamed Moataz Ali, Programming a vector processor and parallel programming of an asymmetric dual multiprocessor comprised of a vector processor and a risc processor.
  84. Chauvel,Gerard; Aussedat,Francis; Calippe,Pierre, Protocol processor intended for the execution of a collection of instructions in a reduced number of operations.
  85. Garg, Atul; Venkatapuram, Prahlad, Rewind-enabled hardware encoder.
  86. Wilkinson Paul Amba ; Dieffenderfer James Warren ; Kogge Peter Michael ; Schoonover Nicholas Jerome, SIMD/MIMD array processor with vector processing.
  87. Barker Thomas N. (Vestal NY) Collins Clive A. (Poughkeepsie NY) Dapp Michael C. (Endwell NY) Dieffenderfer James W. (Owego NY) Lesmeister Donald M. (Vestal NY) Nier Richard E. (Apalachin NY) Retter E, SIMD/MIMD processing memory element (PME).
  88. Wilkinson Paul Amba ; Dieffenderfer James Warren ; Kogge Peter Michael ; Schoonover Nicholas Jerome, SIMD/MIMD processing synchronization.
  89. Wilkinson Paul Amba ; Dieffenderfer James Warren ; Kogge Peter Michael, SIMIMD array processing system.
  90. Rusterholz John T. (Roseville MN) Lahti Archie E. (Fridley MN) Bushard Louis B. (Anoka MN) Byers Larry L. (Apple Valley MN) Hamstra James R. (Plymouth MN) Homan Charles J. (St. Paul MN), Scientific processor to support a host processor referencing common memory.
  91. Moritz, Csaba Andras; Chheda, Saurabh; Carver, Kristopher, Securing microprocessors against information leakage and physical tampering.
  92. Moritz, Csaba Andras; Chheda, Saurabh; Carver, Kristopher, Securing microprocessors against information leakage and physical tampering.
  93. Chheda, Saurabh; Carver, Kristopher; Ashok, Raksit, Security of program executables and microprocessors based on compiler-architecture interaction.
  94. Mahan, Justin Michael; Hutchins, Edward A., Shader program instruction fetch.
  95. Wilkinson Paul Amba ; Dieffenderfer James Warren ; Kogge Peter Michael ; Schoonover Nicholas Jerome, Slide bus communication functions for SIMD/MIMD array processor.
  96. Wilkinson Paul Amba ; Barker Thomas Norman ; Dieffenderfer James Warren ; Kogge Peter Michael, Slide network for an array processor.
  97. Mahan, Justin Michael; Hutchins, Edward A., Software assisted shader merging.
  98. Su, Zhiqiang Jonathan; Karandikar, Ashish, State machine control for a pipelined L2 cache to implement memory transfers for a video processor.
  99. Moritz, Csaba Andras, Statically speculative compilation and execution.
  100. Moritz, Csaba Andras, Statically speculative compilation and execution.
  101. Gadre, Shirish; Karandikar, Ashish; Lew, Stephen D., Stream processing in a video processor.
  102. Gilbert Ira H. (Carlisle MA) Ciccia Nicodemo A. (North Reading MA), Synchronous processor with simultaneous instruction processing and data transfer.
  103. Stone Harold S. (Chappaqua NY), Technique for parallel synchronization.
  104. Rusterholz John T. (Roseville MN) Homan Charles J. (St. Paul MN) Brown Lowell E. (Anoka MN) Bennett Donald B. (Burnsville MN) Malnati Robert J. (St. Paul MN) Hamstra James R. (Plymouth MN), Tightly coupled scientific processing system.
  105. Carleton Herbert R. (Setauket NY) Broughton Jeremy Q. (Stony Brook NY), Topologically-distributed-memory multiprocessor computer.
  106. Luu, Viet-Tam; Pflughaupt, Russell, Validating a graphics pipeline using pre-determined schedules.
  107. Omoda Koichiro (Hadano JPX) Nagashima Shigeo (Hachioji JPX) Torii Shunichi (Kokubunji JPX), Vector data processor.
  108. Yoshida Yaoko (Tokyo JPX), Vector processing apparatus including means for identifying the occurrence of exceptions in the processing of vector ele.
  109. Gadre, Shirish; Karandikar, Ashish; Lew, Stephen D.; Cheng, Christopher T., Video processor having scalar and vector components.
  110. Steele ; Jr. Guy L. (Lexington MA) Hillis W. Daniel (Brookline MA) Blelloch Guy (Cambridge MA) Drumbeller Michael (Belmont MA) Kahle Brewster (Somerville MA) Lasser Clifford (Boston MA) Ranade Abhira, Virtual processor techniques in a SIMD multiprocessor array.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로