Selective disablement in fail-operational, fail-safe multi-computer control system
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06F-011/00
G06F-011/08
G06F-015/16
출원번호
US-0938583
(1978-08-31)
발명자
/ 주소
Murphy Richard D. (Monroe CT) Clelford Douglas H. (Shelton CT)
출원인 / 주소
United Technologies Corporation (Hartford CT 02)
인용정보
피인용 횟수 :
46인용 특허 :
3
초록▼
For each of two computer systems, logic flowcharts describe background program in which highly detailed memory checksum tests of fixed memory and complementary tests of variable memory are performed, the background program being interrupted for utility programs which are for the most part responsive
For each of two computer systems, logic flowcharts describe background program in which highly detailed memory checksum tests of fixed memory and complementary tests of variable memory are performed, the background program being interrupted for utility programs which are for the most part responsive to transducer or other sensor and discrete inputs to calculate control values for operation of control actuators or other responsive devices. The utility programs include specific self test routines. A direct memory access unit is included in each computer for moving data between inputs of either computer and memories of both, and between the memories of both computers. Periodic testing of fault codes registering the health of each computer is done during utility program routines, any variation from normal causing further health-analysis routines to be performed until dispositive action-causing conditions are determined. Neither computer checks the internal health of other, but inputs, results and data link transmissions must compare equally between the two computers, or routines determine whether one computer will recognize itself (or a component thereof) as being faulty, and disable itself. If not, then each computer disables itself after disabling the other. A variety of self tests and other checks and routines are included. Disablement is accomplished in a complex fashion of each computer\s output, by itself, and additional disablement if instituted by the other computer.
대표청구항▼
A selective disablement, fail-operational, and fail-safe multi-computer process control system, comprising: a plurality of computer systems; a data connection between each computer and at least one other one of said computers; each of said computer system comprising: a plurality of outputs for contr
A selective disablement, fail-operational, and fail-safe multi-computer process control system, comprising: a plurality of computer systems; a data connection between each computer and at least one other one of said computers; each of said computer system comprising: a plurality of outputs for controlling related functions of said process; a plurality of inputs providing data manifestations related to the control of said process; a data link connected to said data connection for providing data communication with another of said computer systems; a disable connection between it and said another computer system; and program controlled means for providing a plurality of self tests including bit by bit tests of at least a portion of the memory related to an important portion of said process and providing a test fault manifestation in response to any of said self tests failing, reading in of data from said inputs and calculating results manifestations, receiving calculation result manifestations across said data link from said another computer system, comparing the calculation result manifestations of both computer systems and, in response to comparison thereof, providing said calculation result manifestation to said outputs, or alternatively providing an error manifestation if the two calculation result manifestations do not compare, disabling said computer system in response to one or more of said self test fault manifestations, providing a manifestation over said data link to indicate to said another computer system the fact of said computer system being disabled, registering the fact of said another computer system being disabled if provided thereto over said data link, by-passing the portion of said program for comparing calculations with said another computer system in response to a registered manifestation indicating that said another computer system has disabled itself, and forcing a disabled status in said computer system and said another computer system via said disable connection in response to said error manifestation concurrently with the absence of a registered manifestation indicating that said another computer system has disabled itself, whereby, if one computer system senses disagreement with another nondisabled computer system, such one computer system will disable itself and such another computer system.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (3)
Censier Lucien (Conflans FR) Recoque Alice Maria (Chatenet Malabry FR), Bi-processor data handling system including automatic control of exchanges with external equipment and automatically act.
Verzella David J. (Guilford CT) Fischer William C. (Monroe CT) Adams Don L. (Fairfield CT) Wright Stuart C. (Milford CT) Graham ; Jr. Byron (Easton CT), Aircraft roll-yaw fault protocols.
Davidson Dale D. (Glendale AZ) Endrud Douglas G. (Glendale AZ), Data management equipment for automatic flight control systems having plural digital processors.
Mizuno Kenichi (Yokohama JPX) Morita Takashi (Yokohama JPX) Ikeda Teruo (Yokohama JPX), Duplex data processing system with programmable bus configuration.
Bissett Thomas D. (Northborough MA) Fiorentino Richard D. (Carlisle MA) Glorioso Robert M. (Stow MA) McCauley Diane T. (Hopkinton MA) McCollum James D. (Whitinsville MA) Tremblay Glenn A. (Upton MA), Fault resilient/fault tolerant computing.
Bissett Thomas D. ; Fitzgerald ; V Martin J. ; Leveille Paul A. ; McCollum James D. ; Muench Erik ; Tremblay Glenn A., Fault resilient/fault tolerant computing.
Bissett Thomas D. ; Fitzgerald ; V Martin J. ; Leveille Paul A. ; McCollum James D. ; Muench Erik ; Tremblay Glenn A., Fault resilient/fault tolerant computing.
Bissett Thomas Dale ; Fiorentino Richard D. ; Glorioso Robert M. ; McCauley Diane T. ; McCollum James D. ; Tremblay Glenn A. ; Troiani Mario, Fault resilient/fault tolerant computing.
Bissett Thomas Dale ; Fiorentino Richard D. ; Glorioso Robert M. ; McCauley Diane T. ; McCollum James D. ; Tremblay Glenn A. ; Troiani Mario, Fault resilient/fault tolerant computing.
Ferrell Philip J. (Seattle WA) Stern Alan D. (Bellevue WA) McFarland Melvin D. (Pacific WA), Fault scoring and selection circuit and method for redundant system.
Desmond John P. (1954 SE. Quail Cir. Hillsboro OR 97124) Ford Douglas W. (283 NE. 34th Pl. Hillsboro OR 97124) Fossey Michael E. (2320 22nd Ave. Forest Grove OR 97116) Stanbro Michael (7850 SW. Hemlo, Method and apparatus for detecting control system data processing errors.
Hoy Robert S. ; Grai Timothy J. ; Hozeska Robert J., Method of non-intrusive testing for a process control interface system having triply redundant remote field units.
Dube, Shawn J.; Ahmed, Syed S., NFC communication with an information handling system supplemented by a management controller and advertised virtual tag memory.
Glaser Robert S. ; Fernandez G. Paul ; Hoy Robert S. ; Grai Timothy J. ; Hozeska Robert J. ; Grinwis Donald J., Process control interface system having triply redundant remote field units.
Alshinnawi, Shareef F.; Cudak, Gary D.; Suffern, Edward S.; Weber, J. Mark, Reducing server power consumption to compensate for a power supply failure in a multiple power supply configuration.
Terwilliger, Kevin D.; Taylor, III, Travis E.; Ahmed, Syed S.; Palmer, John R., Server information handling system NFC ticket management and fault storage.
Terwilliger, Kevin D.; Taylor, III, Travis E.; Ahmed, Syed S.; Palmer, John R., Server information handling system NFC ticket management and fault storage.
Auer ; Jr. John H. (Fairport NY) Sibley Henry C. (Adams Basin NY) Stewart Leslie C. (Rochester NY), Vital message system with unique function identification.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.