[특허]Computer circuit card puller

The United States Of America as represented by the Administrator of the National Aeronautics & Space Administration (Washington DC 06)

Computer circuit card puller

국가/구분	United States(US) Patent 등록
국제특허분류(IPC7판)	H05K-003/36
출원번호	US-0129778 (1980-03-12)
발명자 / 주소	Sawyer Ralph V. (Lancaster CA) Szuwalski Bill (Lancaster CA)
출원인 / 주소	The United States Of America as represented by the Administrator of the National Aeronautics & Space Administration (Washington DC 06)
인용정보	피인용 횟수 : 60 인용 특허 : 0

초록 ▼

A device (10) adapted to seat on spaced, parallel rail surfaces of a card rack having a plurality of printed circuit cards (14), seated therein, each being characterized by a card rail (22) extended along the upper side edge thereof. The device includes a cylindrical bar (24) adapted to seat on the rail surfaces of the rack, a blade (42) projected radially from the bar adapted to be received beneath a card rail and a handle (40) affixed to the bar in diametric opposition to the blade for facilitating manipulation of the blade for lifting the card at its rail sufficiently for unplugging the card preparatory to the removal thereof.

대표청구항 ▼

A device for use in removing a printed circuit card from a rack characterized by a pair of longitudinal rails having upper surfaces arranged in mutually spaced parallelism and a plurality of printed circuit cards having card rails extended in mutual parallelism between the rails of the rack, comprising: A. a bar having a rocker surface at each of its opposite ends for supporting said bar in rocking engagement with said longitudinal rails, and a blade radially projected from the longitudinal axis of said bar having a curved tip characterized by a distal end portion flattened to form a thin line insertable beneath the card rail for a printed circuit card; and B. means for lifting the printed circuit card from said rack including a handle affixed to said bar and projected radially therefrom for rocking said bar in response to a force applied to said handle, whereby said bar is seated on said longitudinal rails with said tip inserted beneath the card rail for lifting said card as a rocking force is applied to said bar in response to a force applied to said handle.

이 특허를 인용한 특허 (60)

Agha, Bilal I.; Sands, Steven L., Card retaining module for expansion slots.
상세보기
Bai, Jie; Lochtefeld, Anthony J.; Park, Ji-Soo, Defect reduction using aspect ratio trapping.
상세보기
Bai, Jie; Lochtefeld, Anthony J.; Park, Ji-Soo, Defect reduction using aspect ratio trapping.
상세보기
Bai, Jie; Park, Ji-Soo; Lochtefeld, Anthony J., Defect reduction using aspect ratio trapping.
상세보기
Lochtefeld, Anthony J., Devices formed from a non-polar plane of a crystalline material and method of making the same.
상세보기
Lochtefeld, Anthony J., Devices formed from a non-polar plane of a crystalline material and method of making the same.
상세보기
Lochtefeld, Anthony J., Devices formed from a non-polar plane of a crystalline material and method of making the same.
상세보기
Lochtefeld, Anthony J., Diode-based devices and methods for making the same.
상세보기
Lochtefeld, Anthony J., Diode-based devices and methods for making the same.
상세보기
Lochtefeld, Anthony J., Diode-based devices and methods for making the same.
상세보기
Lochtefeld, Anthony J., Diode-based devices and methods for making the same.
상세보기
Park, Ji-Soo, Epitaxial growth of crystalline material.
상세보기
Park, Ji-Soo, Epitaxial growth of crystalline material.
상세보기
Park, Ji-Soo; Fiorenza, James G., Fabrication and structures of crystalline material.
상세보기
Cheng, Zhiyuan; Fiorenza, James; Hydrick, Jennifer M.; Lochtefeld, Anthony J.; Park, Ji-Soo; Bai, Jie; Li, Jizhong, Formation of devices by epitaxial layer overgrowth.
상세보기
Hydrick, Jennifer M.; Li, Jizhong; Cheng, Zhinyuan; Fiorenza, James; Bai, Jie; Park, Ji-Soo; Lochtefeld, Anthony J., Formation of devices by epitaxial layer overgrowth.
상세보기
Christian Ruque FR, Front face of an electronics card and an electronics card.
상세보기
Ye, Peide; Cheng, Zhiyuan; Xuan, Yi; Wu, Yanqing; Adekore, Bunmi; Fiorenza, James, InP-based transistor fabrication.
상세보기
Ye, Peide; Cheng, Zhiyuan; Xuan, Yi; Wu, Yanqing; Adekore, Bunmi; Fiorenza, James, InP-based transistor fabrication.
상세보기
Lochtefeld, Anthony J., Lattice-mismatched semiconductor structures and related methods for device fabrication.
상세보기
Lochtefeld, Anthony J., Lattice-mismatched semiconductor structures and related methods for device fabrication.
상세보기
Li, Jizhong; Lochtefeld, Anthony J., Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication.
상세보기
Lochtefeld, Anthony J.; Currie, Matthew T.; Cheng, Zhiyuan; Fiorenza, James; Braithwaite, Glyn; Langdo, Thomas A., Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication.
상세보기
Lochtefeld, Anthony J.; Currie, Matthew T.; Cheng, Zhiyuan; Fiorenza, James; Braithwaite, Glyn; Langdo, Thomas A., Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication.
상세보기
Lochtefeld, Anthony J.; Currie, Matthew T.; Cheng, Zhiyuan; Fiorenza, James; Braithwaite, Glyn; Langdo, Thomas A., Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication.
상세보기
Lochtefeld, Anthony J.; Currie, Matthew T.; Cheng, Zhiyuan; Fiorenza, James; Braithwaite, Glyn; Langdo, Thomas A., Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication.
상세보기
Lochtefeld, Anthony J.; Currie, Matthew T.; Cheng, Zhiyuan; Fiorenza, James; Braithwaite, Glyn; Langdo, Thomas A., Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication.
상세보기
Lochtefeld, Anthony J.; Currie, Matthew T.; Cheng, Zhiyuan; Fiorenza, James; Braithwaite, Glyn; Langdo, Thomas A., Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication.
상세보기
Lochtefeld, Anthony J.; Currie, Matthew T.; Cheng, Zhiyuan; Fiorenza, James; Braithwaite, Glyn; Langdo, Thomas A., Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication.
상세보기
Spaulding,Robert, Method for automatable insertion or removal of integrated circuit board.
상세보기
Bryant Terry S. ; Beck Donald J. ; Nichols James B., Method for removing microelectronic circuits from substrates and tool used in removal.
상세보기
Cheng, Zhiyuan; Fiorenza, James; Sheen, Calvin; Lochtefeld, Anthony J., Method for semiconductor sensor structures with reduced dislocation defect densities.
상세보기
Cheng, Zhiyuan; Fiorenza, James; Sheen, Calvin; Lochtefeld, Anthony J., Methods for semiconductor sensor structures with reduced dislocation defect densities.
상세보기
Lochtefeld, Anthony J., Methods of forming semiconductor diodes by aspect ratio trapping with coalesced films.
상세보기
Fiorenza, James; Lochtefeld, Anthony J., Multi-junction solar cells.
상세보기
Fiorenza, James; Lochtefeld, Anthony J., Multi-junction solar cells.
상세보기
Li, Jizhong, Nitride-based multi-junction solar cell modules and methods for making the same.
상세보기
Li, Jizhong, Nitride-based multi-junction solar cell modules and methods for making the same.
상세보기
Kissinger Carlos A. (Austin TX) Goode Raun L. (Austin TX), Parallel roller tool for unloading semiconductor device sockets.
상세보기
Hydrick, Jennifer M.; Fiorenza, James, Polishing of small composite semiconductor materials.
상세보기
Hydrick, Jennifer M.; Fiorenza, James, Polishing of small composite semiconductor materials.
상세보기
Hydrick, Jennifer M.; Fiorenza, James G., Polishing of small composite semiconductor materials.
상세보기
Cheng, Zhiyuan; Sheen, Calvin, Quantum tunneling devices and circuits with lattice-mismatched semiconductor structures.
상세보기
Cheng, Zhiyuan; Sheen, Calvin, Quantum tunneling devices and circuits with lattice-mismatched semiconductor structures.
상세보기
Cheng, Zhiyuan; Sheen, Calvin, Quantum tunneling devices and circuits with lattice-mismatched semiconductor structures.
상세보기
Cheng, Zhiyuan; Sheen, Calvin, Quantum tunneling devices and circuits with lattice-mismatched semiconductor structures.
상세보기
Cheng, Zhiyuan; Sheen, Calvin, Quantum tunneling devices and circuits with lattice-mismatched semiconductor structures.
상세보기
Cheng, Zhiyuan, Reduction of edge effects from aspect ratio trapping.
상세보기
Cheng, Zhiyuan, Reduction of edge effects from aspect ratio trapping.
상세보기
Cheng, Zhiyuan, Reduction of edge effects from aspect ratio trapping.
상세보기
Cheng, Zhiyuan, Reduction of edge effects from aspect ratio trapping.
상세보기
Cheng, Zhiyuan, Reduction of edge effects from aspect ratio trapping.
상세보기
Lochtefeld, Anthony J., Semiconductor diodes fabricated by aspect ratio trapping with coalesced films.
상세보기
Lochtefeld, Anthony J., Semiconductor diodes fabricated by aspect ratio trapping with coalesced films.
상세보기
Lochtefeld, Anthony J., Semiconductor diodes fabricated by aspect ratio trapping with coalesced films.
상세보기
Cheng, Zhiyuan; Fiorenza, James G.; Sheen, Calvin; Lochtefeld, Anthony, Semiconductor sensor structures with reduced dislocation defect densities.
상세보기
Cheng, Zhiyuan; Fiorenza, James; Sheen, Calvin; Lochtefeld, Anthony J., Semiconductor sensor structures with reduced dislocation defect densities.
상세보기
Scott Christopherson ; Lewis H. Woo, Shaft seal puller tool.
상세보기
Schaefer Lothar F. (Hummelbaum 22 D 7263 Renningen DEX), Tool for removing an electronic slide-in unit from a fixing rack.
상세보기
Rich Daniel, Tool-actuated ejector mechanism for extracting electronic modular components.
상세보기

내보내기 구분

파일저장
인쇄
메일전송

구성항목

기본정보
상세정보

관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표IPC

저장형식

Text(ASCII format)
Excel format
PIAS분석(.xls)

메일정보

받는사람 (필수): @
보내는사람 (선택): @
제목
내용: KISTI 검색결과 이메일 서비스

안내

총 건의 자료가 검색되었습니다.

다운받으실 자료의 인덱스를 입력하세요. (1-10,000)

검색결과의 순서대로 최대 10,000건 까지 다운로드가 가능합니다.

데이타가 많을 경우 속도가 느려질 수 있습니다.(최대 2~3분 소요)

다운로드 파일은 UTF-8 형태로 저장됩니다.
파일의 내용이 제대로 보이지 않을실 때는 웹브라우저 상단의 보기 -> 인코딩 -> 자동선택 여부를 확인하십시오.

Text(ASCII format)
Excel format

AI-Helper ※ AI-Helper는 을 사용합니다.

AI-Helper

안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

IPC	Description
A	생활필수품
A62	인명구조; 소방(사다리 E06C)
A62B	인명구조용의 기구, 장치 또는 방법(특히 의료용에 사용되는 밸브 A61M 39/00; 특히 물에서 쓰이는 인명구조 장치 또는 방법 B63C 9/00; 잠수장비 B63C 11/00; 특히 항공기에 쓰는 것, 예. 낙하산, 투출좌석 B64D; 특히 광산에서 쓰이는 구조장치 E21F 11/00)
A62B-1/08	.. 윈치 또는 풀리에 제동기구가 있는 것

연합인증

Computer circuit card puller

초록 ▼

대표청구항 ▼

연구과제 타임라인

이 특허를 인용한 특허 (60)

관련 콘텐츠

특허 원문 보기

IPC 상위 출원인

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

선택된 텍스트

내보내기 구분	파일저장 인쇄 메일전송
구성항목	기본정보 상세정보 관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표IPC 관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 공고번호, 공고일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표출원인, 출원인국적, 출원인주소, 발명자, 발명자E, 발명자코드, 발명자주소, 발명자 우편번호, 발명자국적, 대표IPC, IPC코드, 요약, 미국특허분류, 대리인주소, 대리인코드, 대리인(한글), 대리인(영문), 국제공개일자, 국제공개번호, 국제출원일자, 국제출원번호, 우선권, 우선권주장일, 우선권국가, 우선권출원번호, 원출원일자, 원출원번호, 지정국, Citing Patents, Cited Patents
저장형식	Text(ASCII format) Excel format PIAS분석(.xls)
메일정보	받는사람 (필수) @ 보내는사람 (선택) @ 제목 내용 KISTI 검색결과 이메일 서비스
안내	총 건의 자료가 검색되었습니다. 다운받으실 자료의 인덱스를 입력하세요. (1-10,000) 검색결과의 순서대로 최대 10,000건 까지 다운로드가 가능합니다. 데이타가 많을 경우 속도가 느려질 수 있습니다.(최대 2~3분 소요) 다운로드 파일은 UTF-8 형태로 저장됩니다. 파일의 내용이 제대로 보이지 않을실 때는 웹브라우저 상단의 보기 -> 인코딩 -> 자동선택 여부를 확인하십시오. ~ Text(ASCII format) Excel format

연합인증

Computer circuit card puller

초록 ▼

대표청구항 ▼

연구과제 타임라인

전체(0) 논문(0) 특허(0) 보고서(0)

전체(0) 논문(0) 특허(0) 보고서(0)

이 특허를 인용한 특허 (60)

관련 콘텐츠

특허 원문 보기

IPC 상위 출원인

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

선택된 텍스트