• 검색어에 아래의 연산자를 사용하시면 더 정확한 검색결과를 얻을 수 있습니다.
  • 검색연산자
검색연산자 기능 검색시 예
() 우선순위가 가장 높은 연산자 예1) (나노 (기계 | machine))
공백 두 개의 검색어(식)을 모두 포함하고 있는 문서 검색 예1) (나노 기계)
예2) 나노 장영실
| 두 개의 검색어(식) 중 하나 이상 포함하고 있는 문서 검색 예1) (줄기세포 | 면역)
예2) 줄기세포 | 장영실
! NOT 이후에 있는 검색어가 포함된 문서는 제외 예1) (황금 !백금)
예2) !image
* 검색어의 *란에 0개 이상의 임의의 문자가 포함된 문서 검색 예) semi*
"" 따옴표 내의 구문과 완전히 일치하는 문서만 검색 예) "Transform and Quantization"

특허 상세정보

Two stage thermal shutdown

국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판) H03F-003/04    H02H-005/04   
미국특허분류(USC) 330/298 ; 361/103
출원번호 US-0185055 (1980-09-08)
발명자 / 주소
출원인 / 주소
인용정보 피인용 횟수 : 12  인용 특허 : 1

In an amplifier circuit the output devices are thermally coupled to a shutdown circuit. A first latch is designed to operate at a first high temperature excursion. The first latch operation acts to shut the output devices off and to invoke a second latch. The second latch operates between a low temperature and a second high temperature that is below the first high temperature. Thus, after the first latch operates, the second latch will operate to cycle between a low temperature whereupon it energizes the output devices and a high temperature at which it ...


A circuit for protecting a semiconductor device from temperature increasing overloads, said circuit acting to shut said device off when its temperature exceeds a maximum value and then acting to turn said device on when the temperature has declined to a lower value, said circuit comprising: means for thermally coupling at least portions of said circuit to said device; voltage source means having a controlled and repeatable temperature coefficient of voltage; disabling means coupled to said device and responsive to a control signal; first latch means resp...

이 특허를 인용한 특허 피인용횟수: 12

  1. Stanojevic Silvo (Milpitas CA) Miller Bernard D. (San Jose CA). Adaptive thermal shutdown circuit. USP1987054667265.
  2. DeShazo Thomas R. (215 Kingwood Rd. Frenchtown NJ 08825). Apparatus for controlling the reset of a bus connected transceiver. USP1997035610792.
  3. Zitta Heinz (Drobollach) Koroncai Adam-Istvan (Klagenfurt) Massoner Johann (Villach AUX). Circuit configuration for temperature monitoring of power switching transistors integrated in a semiconductor circuit. USP1991035001593.
  4. Michel, Hartmut; Pluntke, Christian; Thanner, Manfred; Bireckoven, Bernd. Circuit for protection from excess temperature. USP2003076597556.
  5. Pease Robert A. (San Francisco CA) Izadinia Mansour (Santa Clara CA) Klein Jonathan (Palo Alto CA). Integrated circuit thermal limit. USP1990034907117.
  6. Riley Paul H. (Derby GB2). Rated temperature protection for turbine engine. USP1989054835654.
  7. Qualich John (Wheeling IL). Temperature protected transistor circuit and method of temperature protecting a transistor. USP1990054926283.
  8. Tihanyi Jenoe,DEX. Temperature-protected electrical switch component. USP2000056061221.
  9. Tuozzolo Claudio. Thermal limit circuit with built-in hysteresis. USP1998085796280.
  10. Frank, Richard; Darmon, Denis Michel. Thermal shutdown circuit. USP2004116816351.
  11. Yamakawa,Junichiro; Dosaka,Junya. Transmission amplifier. USP2008057375588.
  12. Schuellein George E. ; Theroux Arthur R. ; Sanzo Christopher J. ; Levin Gedaly. Undervoltage lockout circuit with sleep pin. USP1998095805401.