$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Multi-processor task dispatching apparatus 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-009/46
출원번호 US-0260543 (1981-05-04)
발명자 / 주소
  • Hoffman Roy L. (Pine Island MN) Houdek Merle E. (Rochester MN) Loen Larry W. (Rochester MN) Soltis Frank G. (Rochester MN)
출원인 / 주소
  • International Business Machines Corporation (Armonk NY 02)
인용정보 피인용 횟수 : 88  인용 특허 : 9

초록

Task dispatching for an asymmetric or symmetric multiprocessor system is provided where all the processors are dispatched from a single task dispatching queue. The workload, i.e. tasks, of the multiprocessor system is distributed to the available processors. Each processor includes a task dispatcher

대표청구항

Tasking apparatus for a multiprocessor computer system including at least two processors sharing a common main storage containing a task dispatching queue adapted to have task dispatching elements enqueued in priority sequence, each processor having a task dispatcher for dispatching task dispatching

이 특허에 인용된 특허 (9)

  1. Anceau Francois (Gieres FR) Beauducel Claude (Franconville FR) Courboulay Pierre (Paris FR) Cretin Jacques (Le Chesnay FR), Device for coupling several data processing units to a single memory.
  2. Bellamy Clifford J. (Malvern CA AUX) Besemer John O. (Cerritos CA), Module for coupling computer-processors.
  3. Matsumoto ; Yoshihiro, Multi-computer system.
  4. Bellamy Clifford J. (Malvern CA AUX) Besemer John O. (Cerritos CA), Multi-processor communication network.
  5. Parkin ; Thomas R., Multi-processor computer system.
  6. Heart ; Frank E. ; Ornstein ; Severo M. ; Barker ; William B. ; Crowthe r ; William R., Multiprocessor computer apparatus employing distributed communications paths and a passive task register.
  7. Hoffman Roy L. (Pine Island MN) Kempke William G. (Rochester MN) McCullough John W. (Rochester MN) Soltis Frank G. (Rochester MN) Turner Richard T. (Rochester MN), Task handling apparatus for a computer system.
  8. Thacker ; Charles P., Task handling in a data processing apparatus.
  9. Davis Michael Ian (Boca Raton FL), Task management apparatus.

이 특허를 인용한 특허 (88)

  1. Bean, Robert; Gardner, Edward A.; Chow, Michael; Rubinson, Barry L.; Lary, Richard F.; Blackledge, Robert, Apparatus and method for controlling digital data processing system employing multiple processors.
  2. Barrall, Geoffrey S.; Willis, Trevor; Benham, Simon; Cooper, Michael; Meyer, Jonathan; Aston, Christopher J.; Winfield, John, Apparatus and method for hardware implementation or acceleration of operating system functions.
  3. Barrall, Geoffrey S.; Benham, Simon L.; Willis, Trevor E.; Aston, Christopher J., Apparatus and method for hardware-based file system.
  4. Barrall,Geoffrey S.; Benham,Simon L.; Willis,Trevor E.; Aston,Christopher J., Apparatus and method for hardware-based file system.
  5. Morganti Victor M. ; Prange Patrick E. ; Geyer James B. ; Barlow George J., Apparatus and method for interprocessor communication.
  6. Eggers Thomas W. (95 Matawanakee Trail Littleton MA 01460) Shaffer Stephen J. (Slough Rd. Harvard MA 01451) Warren Richard A. (8501 Alverstone Way Austin TX 78759), Apparatus and method for prohibiting access in a multi-cache data processing system to data signal groups being processe.
  7. Buonomo Joseph P. (Endicott NY) Losinger Raymond E. (Endicott NY) Oliver Burton L. (Nanticoke NY) Sucher Daniel J. (Vestal NY), Apparatus and method for synchronization of peripheral devices via bus cycle alteration in a microprocessor implemented.
  8. Barrall, Geoffrey S.; Benham, Simon L.; Willis, Trevor E.; Aston, Christopher J., Apparatus for managing a plurality of root nodes for file systems.
  9. Barrall, Geoffrey S.; Benham, Simon L.; Willis, Trevor E.; Aston, Christopher J., Apparatus for managing plural versions of a root node for an object of a file system.
  10. Schiffleger Alan J. (Chippewa Falls WI), Apparatus for sharing memory in a multiprocessor system.
  11. Aguilar, Jr., Maximino; Day, Michael Norman; Nutter, Mark Richard; Stafford, James Michael, Asymmetric heterogeneous multi-threaded operating system.
  12. Minor, Barry L; Nutter, Mark Richard; To, VanDung Dang, Balancing computational load across a plurality of processors.
  13. Minor,Barry L; Nutter,Mark Richard; To,VanDung Dang, Balancing computational load across a plurality of processors.
  14. Ravi Kumar Arimilli ; Lakshminarayana Baba Arimilli ; Leo James Clark ; John Steven Dodson ; Guy Lynn Guthrie ; James Stephen Fields, Jr., Cache allocation policy based on speculative request history.
  15. Kasrazadeh Mehrzad (Palo Alto CA) Taylor Michael D. (San Jose CA) Thomas Jeffrey A. (Cupertino CA) Finan Christopher D. (Santa Clara CA) Petolino Joseph A. (Palo Alto CA), Cache storage priority.
  16. Bass, Michael Wayne; Elkins, Dennis F.; Winkler, Bret D., Calibration system and method for light modulation device.
  17. Hooker Lane K. (Phoenix AZ) Howell Thomas H. (Scottsdale AZ) Ferrell Charles W. (Phoenix AZ), Computer hierarchy control.
  18. Schwartz David J. (Woodmere NY), Computer system.
  19. Chen Steve S. (Chippewa Falls WI) Schiffleger Alan J. (Chippewa Falls WI) Somdahl Eugene R. (St. Paul MN) Higbie Lee (Arlington Heights IL), Computer vector multiprocessing control.
  20. Chen Steve S. (Chippewa Falls WI) Schiffleger Alan J. (Chippewa Falls WI), Computer vector multiprocessing control with multiple access memory and priority conflict resolution method.
  21. Matsumoto, Shuhei, Computer with plurality of processors sharing process queue, and process dispatch processing method.
  22. Sowa Masahiro (Gunma JPX), Control token mechanism for sequence dependent instruction execution in a multiprocessor.
  23. Fassbender Charles J. (San Diego CA), Controller for controlling access to a plurality of records that can be accessed and changed by several independent proc.
  24. Lacapra, Francesco; Cattaneo, Fiorenzo; Benham, Simon L.; Willis, Trevor E.; Aston, Christopher J., Distributed file system and method.
  25. Lacapra, Francesco; Cattaneo, Fiorenzo; Benham, Simon L.; Willis, Trevor E.; Aston, Christopher J., Distributed file system and method.
  26. Yao, Jiandong, Distributed task system and distributed task management method.
  27. Yao, Jiandong, Distributed task system and distributed task management method.
  28. Levenstein Sheldon B. (Rochester MN), Duplicated logic and interconnection system for arbitration among multiple information processors.
  29. Brokenshire, Daniel Alan; Hofstee, Harm Peter; Minor, Barry L; Nutter, Mark Richard, Dynamically partitioning processing across a plurality of heterogeneous processors.
  30. Brokenshire,Daniel Alan; Hofstee,Harm Peter; Minor,Barry L; Nutter,Mark Richard, Dynamically partitioning processing across plurality of heterogeneous processors.
  31. Fehskens Leonard G. ; Sylor Mark W. ; Chapman Kenneth W. ; Schuchard Robert C. ; Goldfarb Stanley I. ; O'Brien Linsey B. ; Rosenbaum Richard L. ; Kohls Ruth E. J. ; Namoglu Sheryl F. ; Seger Mark J., Entity management system.
  32. Leonard G. Fehskens ; Colin Strutt ; Steven K. Wong ; Jill F. Callander ; Peter H. Burgess ; Kathy Jo Nelson ; Matthew J. Guertin ; Gerard R. Plouffe ; Mark W. Sylor ; Kenneth W. Chapman ; , Entity management system.
  33. Tulpule Bhalchandra R. (Vernon CT) Collins Robert E. (East Hartford CT) Cheetham John (Bristol CT) Cornwell Smith (East Granby CT), Event driven executive.
  34. Jellinek, Ivan; Poggesi, Alberto; Sumrall, Anthony C.; Thackrey, Thomas A., Execution of work units in a heterogeneous computing environment.
  35. Jellinek, Ivan; Poggesi, Alberto; Sumrall, Anthony C.; Thackrey, Thomas A., Execution of work units in a heterogeneous computing environment.
  36. Ravi Kumar Arimilli ; Lakshminarayana Baba Arimilli ; Leo James Clark ; John Steven Dodson ; Guy Lynn Guthrie ; James Stephen Fields, Jr., Extended cache state with prefetched stream ID information.
  37. Fehskens Leonard G. (Westboro MA) Strutt Colin (Westford MA) Sankar Arundahati G. (Andover MA) Wong Steven K. (Chelmsford MA), Extensible entity management system including an information manager for obtaining, storing and retrieving information f.
  38. Ballew James D. (Garland TX) Rogers Phil H. (Dallas TX), Fault tolerant and load sharing processing system.
  39. Barrall, Geoffrey S.; Benham, Simon L.; Willis, Trevor E.; Aston, Christopher J., File server node with non-volatile memory processing module coupled to cluster file server node.
  40. Chen Steve S. (Chippewa Falls WI) Schiffleger Alan J. (Chippewa Falls WI), Flexible chaining in vector processor with selective use of vector registers as operand and result registers.
  41. Aguilar, Jr., Maximino; Day, Michael Norman; Nutter, Mark Richard; Xenidis, James, Grouping processors and assigning shared memory space to a group in a heterogeneous computer environment.
  42. Peacock Richard Browning ; Murphy Philip Arthur ; Missimer David Ross, I/O system for off-loading operating system functions.
  43. Youngblood Loyal D. (Austin TX), Interrupt driven prioritized queue.
  44. Ravi Kumar Arimilli ; Lakshminarayana Baba Arimilli ; Leo James Clark ; John Steven Dodson ; Guy Lynn Guthrie ; James Stephen Fields, Jr., Layered speculative request unit with instruction optimized and storage hierarchy optimized partitions.
  45. Aguilar, Jr., Maximino; Chow, Alex Chunghen; Day, Michael Norman; Gowen, Michael Stan; Nutter, Mark Richard; Xenidis, James, Loading software on a plurality of processors.
  46. Aguilar, Jr.,Maximino; Chow,Alex Chunghen; Day,Michael Norman; Gowen,Michael Stan; Nutter,Mark Richard; Xenidis,James, Loading software on a plurality of processors.
  47. Aguilar, Jr., Maximino; Day, Michael Norman; Nutter, Mark Richard; Stafford, James Michael, Managing a plurality of processors as devices.
  48. Arimilli, Ravi Kumar; Arimilli, Lakshminarayana Baba; Clark, Leo James; Dodson, John Steven; Guthrie, Guy Lynn; Fields, Jr., James Stephen, Mechanism for high performance transfer of speculative request data between levels of cache hierarchy.
  49. Bain ; Jr. William L. (Beaverton OR) Carson David G. (Hillsboro OR) Cox George W. (Portland OR) Duzett Robert C. (Hillsboro OR) Hosler Brad W. (Portland OR) Ogilvie Scott A. (Salt Lake City UT) Peter, Memory-based interagent communication mechanism.
  50. Chou Hong-Chich,TWX ; Fan Jerng-Cherng,TWX ; Chang Tsahn-Yih,TWX ; Kang Po-Chuan,TWX, Method and apparatus for dispatching multiple interrupt requests simultaneously.
  51. Bonola Thomas J., Method and apparatus for providing processor partitioning on a multiprocessor machine.
  52. Lee Van H. (Cedar Park TX), Method and apparatus for spurious interrupt detection in a data processing system.
  53. Spix George A. ; Wengelski Diane M. ; Hawkinson Stuart W. ; Johnson Mark D. ; Burke Jeremiah D. ; Thompson Keith J. ; Gaertner Gregory G. ; Brussino Giacomo G. ; Hessel Richard E. ; Barkai David M. ;, Method and apparatus for user side scheduling in a multiprocessor operating system program that implements distributive scheduling of processes.
  54. Ravi Kumar Arimilli ; Lakshminarayana Baba Arimilli ; Leo James Clark ; John Steven Dodson ; Guy Lynn Guthrie ; James Stephen Fields, Jr., Method for instruction extensions for a tightly coupled speculative request unit.
  55. Benhase,Michael Thomas; Hsu,YuCheng, Method, system, and program for allocating processor resources to a first and second types of tasks.
  56. Ault, Donald F.; Castano, Jose R.; Kubala, Jeffrey P.; Maddison, Robert J.; Pierce, Bernard R.; Puchkoff, Gary S.; Relson, Peter J.; Rogers, Robert R.; Schmidt, Donald W.; Wyman, Leslie W., Method, system, and storage medium for managing computer processing functions.
  57. Ault, Donald F.; Castano, Jose R.; Kubala, Jeffrey P.; Maddison, Robert J.; Pierce, Bernard R.; Puchkoff, Gary S.; Relson, Peter J.; Rogers, Robert R.; Schmidt, Donald W.; Wyman, Leslie W., Method, system, and storage medium for managing computer processing functions.
  58. Inoue, Keisuke; Iwamoto, Tatsuya, Methods and apparatus for processor task migration in a multi-processor system.
  59. Inoue, Keisuke; Iwamoto, Tatsuya; Yasue, Masahiro, Methods and apparatus for task management in a multi-processor system.
  60. May Michael D. (Bristol GBX), Microcomputer.
  61. Nishita, Satoru; Nishimura, Yukio, Multi-core processor, control method thereof, and information processing apparatus.
  62. Lecourtier Georges,FRX, Multiprocessor system with microprogrammed means for dispatching processes to processors.
  63. Dulong Carole (Los Altos CA) Leclerc Jean-Yves (Los Altos CA) Scaglia Patrick (Saratoga CA), Multiprocessor task scheduling system.
  64. Byrum, Wilton T.; Cook, Christopher; Thackrey, Thomas A., Offloading work from one type to another type of processor based on the count of each type of service call instructions in the work unit.
  65. Ravi Kumar Arimilli ; Lakshminarayana Baba Arimilli ; Leo James Clark ; John Steven Dodson ; Guy Lynn Guthrie ; James Stephen Fields, Jr., Optimized cache allocation algorithm for multiple speculative requests.
  66. Kohn Leslie, Out of order instruction processing using dual memory banks.
  67. Shaylor,Nicholas, Process for shutting down a CPU in a SMP configuration.
  68. Aguilar, Jr., Maximino; Nutter, Mark Richard; Stafford, James Michael, Processor dedicated code handling in a multi-processor environment.
  69. Aguilar, Jr., Maximino; Nutter, Mark Richard; Stafford, James Michael, Processor dedicated code handling in a multi-processor environment.
  70. Inoue, Keisuke; Yasue, Masahiro, Processor task migration over a network in a multi-processor system.
  71. Christensen, Robert R.; Elkins, Dennis F., Projection method for reducing interpixel gaps on a viewing surface.
  72. Weir Kenneth A. (Endicott NY), Reconfigurable, multiprocessor system with protected, multiple, memories.
  73. Van Der Veen, Peter, Symmetric multi-processor system.
  74. Christensen, Robert R.; Winkler, Bret D.; Elkins, Dennis; Tanner, Allen H., System and method for aligning RGB light in a single modulator projector.
  75. Carlson, Kenneth L., System and method for displaying a planar image on a curved surface.
  76. Carlson, Kenneth L., System and method for displaying distant 3-D stereo on a dome surface.
  77. Carlson, Kenneth L., System and method for displaying images in 3-D stereo.
  78. Aguilar, Jr.,Maximino; Day,Michael Norman; Nutter,Mark Richard; Xenidis,James, System and method for grouping processors and assigning shared memory space to a group in heterogeneous computer environment.
  79. Aguilar, Jr.,Maximino; Manning,Sidney James; Nutter,Mark Richard; Stafford,James Michael, System and method for processor thread for software debugging.
  80. Aguilar, Jr.,Maximino; Craft,David; Day,Michael Norman; Hatakeyama,Akiyuki; Hofstee,Harm Peter; Suzuoki,Masakazu, System and method for selecting and using a signal processor in a multiprocessor system to operate as a security for encryption/decryption of data.
  81. Bohm, David Edward; LaBrie, Robert Gerard; Reyes, Daniel Eqidio, System and method for utilizing dispatch queues in a multiprocessor data processing system.
  82. Hui, Pan; Wu, Ting; Peylo, Christoph, System for constructing stopped vehicle-infrastructure communication network.
  83. Maruyama, Naotaka, Task processing device implementing task switching using multiple state registers storing processor id and task state.
  84. Brokenshire,Daniel Alan; Day,Michael Norman; Minor,Barry L; Nutter,Mark Richard; To,VanDung Dang, Task queue management of virtual devices using a plurality of processors.
  85. Arimilli, Ravi Kumar; Arimilli, Lakshminarayana Baba; Clark, Leo James; Dodson, John Steven; Guthrie, Guy Lynn; Fields, Jr., James Stephen, Time based mechanism for cached speculative data deallocation.
  86. Schmidt Rodney (Austin TX), Timer tick auto-chaining technique within a symmetrical multiprocessing system.
  87. Brokenshire,Daniel Alan; Day,Michael Norman; Minor,Barry L; Nutter,Mark Richard, Virtual devices using a pluarlity of processors.
  88. Brokenshire, Daniel Alan; Day, Michael Norman; Minor, Barry L; Nutter, Mark Richard, Virtual devices using a plurality of processors.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로