$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Distributed signal processing system

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-011/20
출원번호 US-0168899 (1980-07-11)
발명자 / 주소
  • Works George A. (Stow MA)
출원인 / 주소
  • Raytheon Company (Lexington MA 02)
인용정보 피인용 횟수 : 93  인용 특허 : 2

초록

A distributed, fault-tolerant, self-repairable, reconfigurable signal processing system with redundant elements comprising signal processors, mass memories and input-output controllers interconnected by redundant busses forming a high reliability system. The input-output controller element has redun

대표청구항

In combination: a plurality of distributed signal processing systems; each of said systems comprising a plurality of elements including a signal processor, a mass memory, and an input-output controller, and a first bus means for interconnecting in common said plurality of elements; said input-output

이 특허에 인용된 특허 (2)

  1. Heart ; Frank E. ; Ornstein ; Severo M. ; Barker ; William B. ; Crowthe r ; William R., Multiprocessor computer apparatus employing distributed communications paths and a passive task register.
  2. Katzman James A. (San Jose CA) Bartlett Joel F. (Palo Alto CA) Bixler Richard M. (Sunnyvale CA) Davidow William H. (Atherton CA) Despotakis John A. (Pleasanton CA) Graziano Peter J. (Los Altos CA) Gr, Multiprocessor system.

이 특허를 인용한 특허 (93)

  1. Scheelke, Eric; Griggs, Theodore L., Adaptable programming guide for networked devices.
  2. Scheelke, Eric; Griggs, Theodore L., Adaptable programming guide for networked devices.
  3. Scheelke, Erik; Griggs, Theodore L., Adaptable programming guide for networked devices.
  4. Sud Raman K. ; Koverman Chris ; Cai Jingsong ; Hill Thomas, Apparatus and method for fault tolerant operation of a multiprocessor data processing system.
  5. Johnson David B. (Portland OR) Kenoyer Stanley (Forest Grove OR) Myers Mark S. (Portland OR) Nilsson Sven (Deisenhofen DEX), Apparatus for on-line checking and reconfiguration of integrated circuit chips.
  6. Budde David L. (Portland OR) Carson David G. (Hillsboro OR) Cornish Anthony L. (Essex OR GB2) Johnson David B. (Portland OR) Peterson Craig B. (Portland OR), Apparatus for recovery from failures in a multiprocessing system.
  7. Budde David L. (Portland OR) Carson David G. (Hillsboro OR) Cornish Anthony L. (Essex OR GB2) Johnson David B. (Portland OR) Peterson Craig B. (Portland OR), Apparatus for redundant operation of modules in a multiprocessing system.
  8. Benhase,Michael Thomas; Candelaria,Susan Kay; Richards,Paul Matthew; Rinaldi,Brian Anthony, Apparatus, system, and method for identifying a faulty communication module.
  9. Morton Steven G. (Oxford CT), Array reconfiguration apparatus and methods particularly adapted for use with very large scale integrated circuits.
  10. Marchand,Benoit, Asynchronous and autonomous data replication.
  11. Hansen Stanley W. (Colorado Springs CO) Terleski John D. (Palmer Lake CO) Whaley Mark D. (Colorado Springs CO), Bus access arbitration using unitary arithmetic resolution logic and unique logical addresses of competing processors.
  12. Kaminski Krzysztof,SEX, Bus arrangement related to a magazine.
  13. Suzuki Tadashi (Yokosuka JPX) Takeda Hitoshi (Yokosuka JPX) Kishi Norimasa (Yokosuka JPX), CPU self-test system including the capability of disconnecting a faulty CPU from the common bus of a plural CPU system.
  14. Fuller Herbert I. ; Black Floyd ; Obudzinski Daniel J., Call center with fault resilient server-switch link.
  15. Nicolas Alain (Colombes FRX) Chapelain Jean-Pierre (Colombes FRX), Centralized arbitration process and centralized arbiter for multiprocessor system.
  16. Marchand, Benoit, Completing an interrupted data replication operation.
  17. Hirosawa Toshio (Machida JPX) Ohki Masaru (Kodaira JPX) Kuwahara Yutaka (Hachioji JPX), Computer system with power control based on the operational status of terminals.
  18. Johansson,Rikard; Torin,Jan; Ahlstr철m,Kristina, Control system for actuators in an aircraft.
  19. Thalmann,Erwin, Data processing circuit apparatus having a data transmission unit of redundant design.
  20. Wilson J. Chris (Santa Clara CA) Shah Arun (Cupertino CA), Data processing system having a hierarchy of service computers including a state display.
  21. Yasue Kazuo (Tokyo JPX), Data transmission system including the downloading of a first program for the interruption of a second program.
  22. Nicolas Alain (Colombes FRX) Chapelain Jean (Colombes FRX), Decentralized arbitration device for several processing units of a multiprocessor system.
  23. Sharma,Debendra Das, Degradable network data path transmission scheme.
  24. Caudel Edward R. ; Magar Surendar S., Device for digital signal processing.
  25. Mogi Takao (Tokyo JPX) Suematsu Masayuki (Tokyo JPX), Digital control system for electronic apparatus.
  26. Schuss Jack A. (West Hartford CT), Distributed control with universal program.
  27. Carlson Brent A. (Rochester MN) Huss Frederic L. (Rochester MN) Schmucki Nancy M. (Rochester MN) Zelenski Richard E. (Rochester MN), Distributed device status in a clustered system environment.
  28. Carlson Brent Allen ; Huss Frederic Lawrence ; Schmucki Nancy Marie ; Zelenski Richard Elmer, Distributed device status in a clustered system environment.
  29. Federico Anthony M. (West Webster NY) Ippolito Ronald A. (Rochester NY), Distributed processing environment fault isolation.
  30. Tai, Wen-Chung, Dual computer for system backup and being fault-tolerant.
  31. Berbaum, Richard D.; Bestle, Edward R., Enhanced diagnostic fault detection and isolation.
  32. Mori Kinji (Yokohama JPX) Miyamoto Shoji (Kawasaki JPX) Shiraha Takeshi (Nishinomiya JPX), Fault diagnostic distributed processing method and system.
  33. Brown Donald W. (Naperville IL) Leth James W. (Warrenville IL) Vandendorpe James E. (Naperville IL), Fault recovery in a distributed processing system.
  34. Ballew James D. (Garland TX) Rogers Phil H. (Dallas TX), Fault tolerant and load sharing processing system.
  35. Chen Jason S. (San Marino CA), Fault tolerant computer parallel data processing ring architecture and work rebalancing method under node failure condit.
  36. Abe,Shinji, Fault tolerant computer system and interrupt control method for the same.
  37. Griess Kevin Roy ; Merenda Ann Caroline ; Pierce Donald Lloyd, Fault tolerant design for identification of AC defects including variance of cycle time to maintain system operation.
  38. Griess Kevin Roy ; Merenda Ann Caroline ; Pierce Donald Lloyd, Fault tolerant design for identification of AC defects including variance of cycle time to maintain system operation.
  39. Griess Kevin Roy ; Merenda Ann Caroline ; Pierce Donald Lloyd, Fault tolerant design for identification of AC defects including variance of cycle time to maintain system operation.
  40. Jewett Douglas E. ; Bereiter Tom ; Vetter Bryan ; Banton Randall G. ; Cutts ; Jr. Richard W. ; Westbrook ; deceased Donald C. ; Fey ; Jr. Krayn W. ; Posdro John ; DeBacker Kenneth C. ; Mehta Nikhil A, Fault-tolerant computer system with online recovery and reintegration of redundant components.
  41. Letz, Stefan; Engers, Ross Bevan, Fleet host rebuild service implementing vetting, diagnostics, and provisioning pools.
  42. Scotzniovsky, Stefan; Cory, Bruce; Young, Charles Chew-Yuen; Tamasi, Anthony M.; Van Dyke, James M.; Montrym, John S.; Treicher, Sean J., Functional component compensation reconfiguration system and method.
  43. Gaug, Mark; Berbaum, Richard D.; Bestle, Edward R.; Blackwell, Michael N., Graphical authoring and editing of mark-up language sequences.
  44. Cagle, Robert Penn; McEvoy, Patrick J.; Sheehan, Kevin Sean, High availability file server for providing transparent access to all data before and after component failover.
  45. Nagaura, Wataru; Yokoyama, Takanori; Suzuki, Shoji; Kuragaki, Satoru; Imai, Takaaki, Highly reliable distributed system.
  46. Nagaura,Wataru; Yokoyama,Takanori; Suzuki,Shoji; Kuragaki,Satoru; Imai,Takaaki, Highly reliable distributed system.
  47. Cordero, Edgar R.; Dell, Timothy J.; Henderson, Joab D.; Sabrowski, Jeffrey A.; Saetow, Anuwat; Sethuraman, Saravanan, Implementing ECC redundancy using reconfigurable logic blocks.
  48. Zhu, Timothy; Dunn, David; Spurlock, Randy; Spacie, Thomas, Input/output request packet handling techniques by a device specific kernel mode driver.
  49. Van Dyke, James M.; Montrym, John S.; Nagy, Michael B.; Treichler, Sean J., Integrated circuit configuration system and method.
  50. Liberty, Matthew R.; Wilde, Bruce R., Interactive electronic technical manual system with database insertion and retrieval.
  51. Cutts ; Jr. Richard W. ; Debacker Kenneth C. ; Horst Robert W. ; Mehta Nikhil A. ; Jewett Douglas E. ; Allison John David ; Southworth Richard A., Interrupts between asynchronously operating CPUs in fault tolerant computer system.
  52. Baker Ernest Dysart (Boca Raton FL) Dinwiddie ; Jr. John Monroe (West Palm Beach FL) Grice Lonnie Edward (Boca Raton FL) Joyce James Maurice (Boca Raton FL) Loffredo John Mario (Deerfield Beach FL) S, Isolating a central processing unit from the operating system controlling said unit and its associated hardware for inte.
  53. Kanekawa, Nobuyasu; Suzuki, Shoji; Sato, Yoshimichi; Tashiro, Korefumi; Bekki, Keisuke; Sato, Hiroshi; Nohmi, Makoto; Ohtsuji, Shinya, Logic circuit having error detection function, redundant resource management method, and fault tolerant system using it.
  54. Ku, Ting Sheng; Newcomb, Russell; Wagner, Barry A.; Shaikh, Ashfaq R.; Simms, William B., Loopback configuration for bi-directional interfaces.
  55. Nagaura, Wataru; Yokoyama, Takanori; Suzuki, Shoji; Kuragaki, Satoru; Imai, Takaaki, Means for comparing sent data on the transmission side of a network in a highly reliable distributed system.
  56. Griggs, Theodore L., Mechanism for distributing content data.
  57. Griggs, Theodore L., Mechanism for distributing content data.
  58. Horst Robert W. (Cupertino CA), Method and apparatus for synchronizing a plurality of processors.
  59. Heckmann, Hans; Weiberle, Reinhard; Kesch, Bernd; Blessing, Peter, Method and device for operating a dispersed control system in a motor vehicle.
  60. Dittmar Ewald,DEX ; Kochs Hans-Dieter,DEX ; Hilmer Holger,DEX, Method for fault-tolerant communication under strictly real-time conditions.
  61. Carr Richard W. (Palo Alto CA), Method for multiprocessor communications.
  62. Emde, Christoph; Hesselbarth, Johannes; Springer, Alexander, Method of detecting data transmission errors in a CAN controller, and a CAN controller for carrying out the method.
  63. Diamond, Michael B., Micro electro mechanical switch system and method for testing and configuring semiconductor functional circuits.
  64. Magar Surendar S. (Houston TX), Microcomputer with ROM test mode of operation.
  65. Higgins Brian,GB2, Multi-processor system.
  66. Judd Ian David,GBX ; Beer Reginald,GBX, Multiple node dual level error recovery system and method.
  67. Webber Douglas G. (San Diego CA) Schenck George C. (Hermosa Beach CA), Multiple task oriented processor.
  68. Asami Kazuo (Hitachi JPX), Multiplexing control unit.
  69. Townsend Robert L. ; Chiang Luo-Jen, Network management system extension.
  70. Strom Robert E. (Ridgefield CT) Yemini Shaula (New York NY), Optimistic recovery in a distributed processing system.
  71. Sanner Martin W. (San Jose CA), Parity regeneration self-checking.
  72. Ogata Yasuhiro,JPX ; Nakagoshi Junji,JPX ; Hamanaka Naoki,JPX ; Chiba Hiroyuki,JPX ; Shutoh Shinichi,JPX ; Higuchi Tatsuo,JPX ; Takeuchi Shigeo,JPX ; Toba Taturu,JPX ; Tanaka Teruo,JPX, Partial broadcast method in parallel computer and a parallel computer suitable therefor.
  73. Stewart, Norman Vernon Douglas, Processing system with register arbitration and methods for use therewith.
  74. Stewart, Norman Vernon Douglas, Processing system with register arbitration and methods for use therewith.
  75. de Corlieu Patrick (Sevres FRX) Prevost Michel (le Plessis Robinson FRX) du Chn Arnaud (Paris FRX), Reconfigurable computing device.
  76. Berneking D. J. (Austin TX) Calmes P. M. (Austin TX) Wallace P. H. (Round Rock TX), Reconfigurable well logging system.
  77. Yung Michael W. (Los Angeles CA), Redundancy and testing techniques for IC wafers.
  78. Cordero, Edgar R.; Dell, Timothy J.; Henderson, Joab D.; Sabrowski, Jeffrey A.; Saetow, Anuwat; Sethuraman, Saravanan, Self monitoring and self repairing ECC.
  79. Cordero, Edgar R.; Dell, Timothy J.; Henderson, Joab D.; Sabrowski, Jeffrey A.; Saetow, Anuwat; Sethuraman, Saravanan, Self monitoring and self repairing ECC.
  80. Diamond, Michael B., Semiconductor die micro electro-mechanical switch management method.
  81. Diamond, Michael B., Semiconductor die micro electro-mechanical switch management system and method.
  82. Chebra Ronald J. (Mercerville NJ), Subscriber terminal polling unit.
  83. Shutoh Shin'ichi,JPX ; Nakagoshi Junji,JPX ; Hamanaka Naoki,JPX ; Chiba Hiroyuki,JPX ; Higuchi Tatsuo,JPX ; Takeuchi Shigeo,JPX ; Ogata Yasuhiro,JPX ; Toba Taturu,JPX, Switching system for transferring broadcast packet held in broadcast buffer received from input port to output ports acc.
  84. Harper Richard E. (Needham MA) Lala Jaynarayan H. (Wellesley MA), Synchronization of fault-tolerant parallel processing systems.
  85. Diamond, Michael B.; Montrym, John S.; Van Dyke, James M.; Nagy, Michael B.; Treichler, Sean J., System and method for configuring semiconductor functional circuits.
  86. Brooks Evan ; Padula Thomas J. ; Currie Robert E. ; Richert Peter A., System and method for distributing processing among one or more processors.
  87. Van Dyke, James M.; Montrym, John S.; Nagy, Michael B.; Treichler, Sean J., System and method for increasing die yield.
  88. Diamond, Michael B.; Montrym, John S.; Van Dyke, James M.; Nagy, Michael B.; Treichler, Sean J., System and method for remotely configuring semiconductor functional circuits.
  89. Diamond, Michael B., System and method for testing and configuring semiconductor functional circuits.
  90. Hann,William Patrick; Brewer,William Keith; Irvin,Matthew; House,Richard L., System and method of operation for managing data communication between physical layer devices and ATM layer devices.
  91. Nagaura,Wataru; Yokoyama,Takanori; Suzuki,Shoji; Kuragaki,Satoru; Imai,Takaaki, System and program for controlling a distributed processing system.
  92. McGill David C. (Houston TX) McIntire Gary J. (Friendswood TX) Stowe Mitchell T. (League City TX), Telemetry data processor.
  93. Crudele Lester M. (Groton MA) Zolnowsky John E. (Menlo Park CA) Moyer William C. (Austin TX) MacGregor Douglas B. (Austin TX), Virtual memory data processor.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트