$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Mold device for making plastic articles from resin

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • B29F-001/08
출원번호 US-0361996 (1982-03-25)
우선권정보 ZZX- ()
발명자 / 주소
  • Harding, James H.
출원인 / 주소
  • General Electric Company
대리인 / 주소
    Weidner, Frederick P.Reams, Radford M.
인용정보 피인용 횟수 : 175  인용 특허 : 9

초록

An improved device for making plastic articles from resin and an improved runner block assembly for a mold for making plastic articles from resin have been made by providing a runner block assembly having at least one channel wherein the channel has a cross-section with two opposite sides having a l

대표청구항

1. A device for making plastic parts from resin comprising: (a) a plurality of cavities in a mold assembly in which the plastic parts are formed; (b) a means for supplying resin; (c) means for heating the mold assembly; (d) a runner block in the mold assembly separated from the other elements

이 특허에 인용된 특허 (9)

  1. Koch Friedrich (Achim DEX) Thiele Norbert (Bremen DEX), Die casting system for the production of rubber mouldings.
  2. Taylor Don Allen (Box 4 ; 216 Mills St. Wadsworth OH 44281), Injection cylinder unit, mold and mold handling apparatus.
  3. Lee ; Soo-Il, Injection molding method and apparatus.
  4. Taniguchi Kanazu (Tokyo JA), Method and apparatus for packaging electronic components with thermosetting material.
  5. Dannels W. Andrew (Grand Island NY) Bainbridge Robert W. (Gainesville GA), Method and apparatus for runnerless injection-compression molding thermosetting materials.
  6. Saeki ; Jun-Ichi ; Kaneda ; Aizo ; Otsuki ; Keizo, Mold die.
  7. Somberg Hans F. (S-123 57 Farsta SEX), Mold for producing moldings from a plastic compound.
  8. Aoki Katashi (6037 Ohaza-Minamijo Sakaki-machi ; Hanishina-gun ; Nagano-ken JPX), Nozzle device for molding plastics.
  9. Gellert Jobst U. (11 Newton Rd. Brampton ; Ontario CAX), Stack injection molding melt transfer system.

이 특허를 인용한 특허 (175)

  1. Lee, Hyung Ju; Hong, Ku Sun; Ku, Jae Hun, Apparatus for manufacturing semiconductor packages.
  2. Huemoeller, Ronald Patrick; Kelly, Michael; Hiner, David Jon, Backside warpage control structure and fabrication method.
  3. d'Estries,Maximilien, Cavity case with clip/plug for use on multi-media card.
  4. Do, Won Chul; Ko, Yong Jae, Conductive pad on protruding through electrode.
  5. Do, Won Chul; Ko, Yong Jae, Conductive pad on protruding through electrode semiconductor device.
  6. Do, Won Chul; Ko, Yong Jae, Conductive pad on protruding through electrode semiconductor device.
  7. Davis, Terry W.; Son, Sun Jin, Conformal shield on punch QFN semiconductor package.
  8. Berry, Christopher John; Huemoeller, Ronald Patrick; Hiner, David Jon, Direct-write wafer level chip scale package.
  9. Berry, Christopher John; Huemoeller, Ronald Patrick; Hiner, David Jon, Direct-write wafer level chip scale package.
  10. Berry, Christopher John; Huemoeller, Ronald Patrick; Hiner, David Jon, Direct-write wafer level chip scale package.
  11. Miks,Jeffrey A.; Shis,Jung Chun, Drop resistant bumpers for fully molded memory cards.
  12. Berry, Christopher J., Dual laminate package structure with embedded elements.
  13. Berry, Christopher J., Dual laminate package structure with embedded elements.
  14. Berry, Christopher J., Dual laminate package structure with embedded elements.
  15. Huemoeller, Ronald Patrick; Rusli, Sukianto; Razu, David, Electronic component package comprising fan-out and fan-in traces.
  16. Huemoeller, Ronald Patrick; Kelly, Michael; Hiner, David Jon, Embedded component package and fabrication method.
  17. Huemoeller, Ronald Patrick; Kelly, Michael; Hiner, David Jon, Embedded component package and fabrication method.
  18. Huemoeller, Ronald Patrick; Rusli, Sukianto; Hiner, David J., Embedded electronic component package.
  19. Huemoeller, Ronald P.; Rusli, Sukianto; Hiner, David Jon, Embedded electronic component package fabrication method.
  20. Sheridan,Richard Peter; Huemoeller,Ronald Patrick; Hiner,David Jon; Rusli,Sukianto, Embedded leadframe semiconductor package.
  21. Berry, Christopher J.; Scanlan, Christopher M.; Faheem, Faheem F., Etch singulated semiconductor package.
  22. Berry,Christopher J.; Scanlan,Christopher M.; Faheem,Faheem F., Etch singulated semiconductor package.
  23. Foster,Donald C., Exposed lead QFP package fabricated through the use of a partial saw process.
  24. Foster,Donald Craig, Exposed lead interposer leadframe package.
  25. Scanlan, Christopher M.; St. Amand, Roger D.; Kim, Jae Dong, Fan out build up substrate stackable package and method.
  26. Davis,Terry W., Fan-in leadframe semiconductor package.
  27. Choi, YeonHo; Olson, Timothy L., Flat semiconductor package with half package molding.
  28. Zwenger,Curtis Michael; Miks,Jeffrey Alan, Front edge chamfer feature for fully-molded memory cards.
  29. Zwenger, Curtis M.; Guerrero, Raul M.; Kang, Dae Byoung; Park, Chul Woo, Fully-molded leadframe stand-off feature.
  30. Choi, YeonHo; Kim, GiJeong; Kim, WanJong, Fusion quad flat semiconductor package.
  31. Choi, YeonHo; Kim, GiJeong; Kim, WanJong, Fusion quad flat semiconductor package.
  32. Kim, Gi Jeong; Choi, Yeon Ho; Kim, Wan Jong, Increased I/O leadframe and semiconductor device including same.
  33. Kim, Gi Jeong; Choi, Yeon Ho; Kim, Wan Jong, Increased I/O leadframe and semiconductor device including same.
  34. Lee, Chang Deok; Na, Do Hyun, Increased I/O semiconductor package and method of making same.
  35. Yang,Sung Jin; Moon,Doo Hwan; Shin,Won Dai, Increased capacity leadframe and semiconductor package using the same.
  36. Kim, Jae Yoon; Kim, Gi Jeong; Moon, Myung Soo, Increased capacity semiconductor package.
  37. Hutchinson,Gerald A.; Lee,Robert A., Injection mold having a wear resistant portion and a high heat transfer portion.
  38. Price Garry R. ; Reifers John G. ; Rodgers Mark L., Injection mold live runner apparatus.
  39. Hinterlechner Gerhard,DEX, Injection molding equipment for encapsulating semiconductor die and the like.
  40. Fusaro, James M.; Darveaux, Robert F.; Rodriguez, Pablo, Integrated circuit device packages and substrates for making the packages.
  41. Fusaro,James M.; Darveaux,Robert F.; Rodriguez,Pablo, Integrated circuit device packages and substrates for making the packages.
  42. Glenn, Thomas P., Integrated circuit package and method of making the same.
  43. Glenn, Thomas P., Integrated circuit package and method of making the same.
  44. Glenn, Thomas P., Integrated circuit package and method of making the same.
  45. Glenn, Thomas P., Integrated circuit package and method of making the same.
  46. Glenn, Thomas P., Integrated circuit package and method of making the same.
  47. Fuentes, Ruben; Dunlap, Brett, Integrated passive device structure and method.
  48. Lee, Hyung Ju, Lead frame for semiconductor package.
  49. Lee,Hyung Ju, Lead frame for semiconductor package.
  50. Miks,Jeffrey Alan; Kaskoun,Kenneth; Liebhard,Markus; Foster,Donald Craig; Hoffman,Paul Robert; Bertholio,Frederic, Lead-frame method and assembly for interconnecting circuits within a circuit module.
  51. Ahn, Byung Hoon; Ku, Jae Hun; Chung, Young Suk; Ko, Suk Gu; Jang, Sung Sik; Choi, Young Nam; Do, Won Chul, Leadframe and semiconductor package made using the leadframe.
  52. Ahn, Byung Hoon; Ku, Jae Hun; Chung, Young Suk; Ko, Suk Gu; Jang, Sung Sik; Choi, Young Nam; Do, Won Chul, Leadframe and semiconductor package made using the leadframe.
  53. Miks,Jeffrey Alan; Zwenger,Curtis Michael; Co,Ziehl Neelsen L., Leadframe based memory card.
  54. Lee, Hyung Ju, Leadframe for semiconductor package.
  55. Yee,Jae Hak; Chung,Young Suk; Lee,Jae Jin; Davis,Terry; Han,Chung Suk; Ku,Jae Hun; Kwak,Jae Sung; Ryu,Sang Hyun, Leadframe having lead locks to secure leads to encapsulant.
  56. Edwards, Keith M.; Gillett, Blake A., Leadframe package for semiconductor devices.
  57. Edwards, Keith M.; Gillett, Blake A., Leadframe package for semiconductor devices.
  58. Bancod,Ludovico E.; Alabin,Leocadio M.; Davis,Terry W.; Kent,Ian, Leadframe strip having enhanced testability.
  59. Kuo, Bob Shih Wei; Nickelsen, Jr., John Merrill; Olson, Timothy L., Leadframe structure for concentrated photovoltaic receiver package.
  60. Kim,Gi Jeong; Kim,Jin Han; Oh,Jin Seok, Leadframe type semiconductor package having reduced inductance and its manufacturing method.
  61. Yang,Sung Jin; Moon,Doo Hwan, Manufacturing method for leadframe and for semiconductor package using the leadframe.
  62. Kaushal, Hitesh; Godwin, Harold, Melt channel geometries for an injection molding system.
  63. Kaushal, Hitesh; Godwin, Harold, Melt channel geometries for an injection molding system.
  64. Kaushal, Hitesh; Godwin, Harold, Melt channel geometries for an injection molding system.
  65. Beaumont, John P.; Hoffman, David A., Method and apparatus for balancing flowing conditions of laminar flowing materials.
  66. Beaumont John P., Method and apparatus for balancing the filling of injection molds.
  67. Davis,Terry W., Method for fabricating a fan-in leadframe semiconductor package.
  68. Dunlap, Brett Arnold, Method of forming a plurality of electronic component packages.
  69. Edwards,Keith M.; Gillett,Blake A., Method of making a leadframe for semiconductor devices.
  70. Glenn, Thomas P., Method of making an integrated circuit package.
  71. Glenn,Thomas P., Method of making an integrated circuit package.
  72. Glenn,Thomas P., Method of making an integrated circuit package.
  73. Glenn,Thomas P., Method of making an integrated circuit package.
  74. Hutchinson, Gerald A.; Feichtinger, Heinrich K., Methods and systems for controlling mold temperatures.
  75. Jeon, Hyeong Il; Chung, Hyung Kook; Kim, Hong Bae; Kim, Byong Jin, Micro lead frame structure having reinforcing portions and method.
  76. Jeon, Hyeong Il; Chung, Hyung Kook; Kim, Hong Bae; Kim, Byong Jin, Micro lead frame structure having reinforcing portions and method.
  77. Hutchinson, Gerald A.; Lee, Robert A.; Feichtinger, Heinrich K., Mold assembly having a pressure reducing device.
  78. Hutchinson, Gerald A.; Lee, Robert A., Mold for injecting molding preforms.
  79. Hutchinson, Gerald A.; Lee, Robert A.; Farha, Said K., Mono and multi-layer articles and extrusion methods of making the same.
  80. Hutchinson, Gerald A.; Lee, Robert A.; Farha, Said K., Mono and multi-layer articles and injection molding methods of making the same.
  81. Glenn, Thomas P.; Webster, Steven; Hollaway, Roy D., Mounting for a package containing a chip.
  82. Glenn, Thomas P.; Webster, Steven; Hollaway, Roy D., Mounting for a package containing a chip.
  83. Crowley, Sean Timothy; Alvarez, Angel Orabuena; Yang, Jun Young, Near chip size semiconductor package.
  84. Bancod, Ludovico; Dela Cruz, Gregorio G.; Canoy, Fidelyn R.; Alabin, Leocadio M., Offset etched corner leads for semiconductor package.
  85. Roa, Fernando; St. Amand, Roger D., Package in package device for RF transceiver module.
  86. Roa, Fernando; St. Amand, Roger D., Package in package device for RF transceiver module.
  87. Kang, Dae Byoung; Yang, Sung Jin; Ok, Jung Tae; Kim, Jae Dong, Package in package semiconductor device.
  88. Hwang, Chan Ha; Sohn, Eun Sook; Choi, Ho; Kim, Byong Jin; Yu, Ji Yeon; Lee, Min Woo, Package in package semiconductor device with film over wire.
  89. Glenn,Thomas P., Plastic integrated circuit package and method and leadframe for making the package.
  90. Glenn,Thomas P., Plastic integrated circuit package and method and leadframe for making the package.
  91. Crowley, Sean T.; Anderson, William M.; Boland, Bradley D.; Bergman, Eelco, Power semiconductor package with strap.
  92. Miks, Jeffrey Alan; Schoonejongen, Ronald James, Pre-molded leadframe.
  93. Hutchinson,Gerald A.; Lee,Robert A., Preform molds incorporating high heat conductivity material.
  94. Kim, Bong Chan; Kim, Do Hyung; Hwang, Chan Ha; Lee, Min Woo; Sohn, Eun Sook; Kang, Won Joon, Reduced profile stackable semiconductor package.
  95. Kim, Bong Chan; Na, Jae Young; Song, Jae Kyu, Reduced size stacked semiconductor package and method of making the same.
  96. Tzu, Chung-Hsing; Shih, Jun-Chun; Chen, Kuang-Yang; Tan, Kuo-Chang; Ho, Hsi-Hsun; Liao, June-Wen; Wang, Ching-Huai, Reinforced die pad support structure.
  97. Miks, Jeffrey Alan; Miranda, John Armando, Reinforced lead-frame assembly for interconnecting circuits within a circuit module.
  98. Kim, Sang Won; Jung, Boo Yang; Kim, Sung Kyu; Yoo, Min; Lee, Seung Jae, Semiconductor device and fabricating method thereof.
  99. Do, Won Chul; Jung, Yeon Seung; Ko, Yong Jae, Semiconductor device and manufacturing method thereof.
  100. Do, Won Chul; Ko, Yong Jae, Semiconductor device comprising a conductive pad on a protruding-through electrode.
  101. Do, Won Chul; Jung, Yeon Seung; Ko, Yong Jae, Semiconductor device having through electrodes protruding from dielectric layer.
  102. Kim, Gwang Ho; Kim, Jin Seong; Park, Dong Joo; Kang, Dae Byoung, Semiconductor device including increased capacity leadframe.
  103. Kim, Gi Jeong; Choi, Yeon Ho, Semiconductor device including leadframe having power bars and increased I/O.
  104. Kim, Gi Jeong; Choi, Yeon Ho, Semiconductor device including leadframe having power bars and increased I/O.
  105. Bae, Jae Min; Kim, Byong Jin; Bang, Won Bae, Semiconductor device including leadframe with a combination of leads and lands.
  106. Bae, Jae Min; Kim, Byong Jin; Bang, Won Bae, Semiconductor device including leadframe with a combination of leads and lands and method.
  107. Bae, Jae Min; Kim, Byong Jin; Bang, Won Bae, Semiconductor device including leadframe with a combination of leads and lands and method.
  108. Bae, Jae Min; Kim, Byong Jin; Bang, Won Bae, Semiconductor device including leadframe with a combination of leads and lands and method.
  109. Bae, Jae Min; Kim, Byong Jin; Bang, Won Bae, Semiconductor device including leadframe with a combination of leads and lands and method.
  110. Kim, Gi Jeong; Kim, Jae Yoon; Lee, Kyu Won, Semiconductor device including leadframe with downsets.
  111. Choi, Yeon Ho; Kim, GiJeong; Kim, WanJong, Semiconductor device including leadframe with increased I/O.
  112. Choi, Yeon Ho; Kim, GiJeong; Kim, WanJong, Semiconductor device including leadframe with increased I/O.
  113. Kim, Gi Jeong; Kim, Wan Jong, Semiconductor device with increased I/O leadframe.
  114. Kim, Gi Jeong; Kim, Wan Jong, Semiconductor device with increased I/O leadframe.
  115. Kim, Wan Jong; Do, Young Tak; Cho, Byong Woo, Semiconductor device with increased I/O leadframe including power bars.
  116. Kim, Hong Bae; Kim, Hyun Jun; Chung, Hyung Kook, Semiconductor device with leadframe configured to facilitate reduced burr formation.
  117. Kim, Hyun Jun; Chung, Hyung Kook; Kim, Hong Bae, Semiconductor device with leadframe configured to facilitate reduced burr formation.
  118. Seo, Seong Min; Chung, Young Suk; Paek, Jong Sik; Ku, Jae Hun; Yee, Jae Hak, Semiconductor package.
  119. Kim,Do Hyung; Jeon,Hyung Il; Park,Doo Hyun, Semiconductor package and its manufacturing method.
  120. Paek, Jong Sik, Semiconductor package and method for manufacturing the same.
  121. Yee, Jae Hak; Chung, Young Suk; Lee, Jae Jin; Davis, Terry; Han, Chung Suk; Ku, Jae Hun; Kwak, Jae Sung; Ryu, Sang Hyun, Semiconductor package and method of making using leadframe having lead locks to secure leads to encapsulant.
  122. Jeon, Hyung Il; Chung, Ji Young; Kim, Byong Jin; Park, In Bae; Bae, Jae Min; Park, No Sun, Semiconductor package and method therefor.
  123. Jeon, Hyung Il; Chung, Ji Young; Kim, Byong Jin; Park, In Bae; Bae, Jae Min; Park, No Sun, Semiconductor package and method therefor.
  124. Lee, Sun Goo; Jang, Sang Jae; Lee, Choon Heung; Yoshida, Akito, Semiconductor package capable of die stacking.
  125. Jang, Sung Sik, Semiconductor package having improved adhesiveness and ground bonding.
  126. Jang,Sung Sik, Semiconductor package having improved adhesiveness and ground bonding.
  127. Smith, Lee J., Semiconductor package having leadframe with exposed anchor pads.
  128. Smith, Lee J., Semiconductor package having leadframe with exposed anchor pads.
  129. Lee,Tae Heon; Seo,Mu Hwan, Semiconductor package having reduced thickness.
  130. Lee,Tae Heon; Seo,Mu Hwan, Semiconductor package having reduced thickness.
  131. Paek,Jong Sik, Semiconductor package including flip chip.
  132. Lee,Seung Ju; Do,Won Chul; Lee,Kwang Eung, Semiconductor package including leads and conductive posts for providing increased functionality.
  133. Yang,Sung Jin; Ha,Sun Ho; Kim,Ki Ho; Son,Sun Jin, Semiconductor package with chamfered corners and method of manufacturing the same.
  134. Perez, Erasmo; Roman, David T., Semiconductor package with exposed die pad and body-locking leadframe.
  135. St. Amand, Roger D.; Perelman, Vladimir, Semiconductor package with fast power-up cycle and method of making same.
  136. Lee, Chang Deok; Na, Do Hyun, Semiconductor package with half-etched locking features.
  137. Park, Doo Hyun; Kim, Jae Yoon; Jung, Yoon Ha, Semiconductor package with increased I/O density and method of making same.
  138. Park, Doo Hyun; Kim, Jae Yoon; Jung, Yoon Ha, Semiconductor package with increased I/O density and method of making the same.
  139. Lee, Choon Heung; Foster, Donald C.; Choi, Jeoung Kyu; Kim, Wan Jong; Youn, Kyong Hoon; Lee, Sang Ho; Lee, Sun Goo, Semiconductor package with increased number of input and output pins.
  140. Lee,Choon Heung; Foster,Donald C.; Choi,Jeoung Kyu; Kim,Wan Jong; Youn,Kyong Hoon; Lee,Sang Ho; Lee,Sun Goo, Semiconductor package with increased number of input and output pins.
  141. Kim, Do Hyeong; Kim, Bong Chan; Kim, Yoon Joo; Chung, Ji Young, Semiconductor package with patterning layer and method of making same.
  142. Choi, Yeon Ho, Side leaded, bottom exposed pad and bottom exposed lead fusion quad flat semiconductor package.
  143. Choi, Yeon Ho, Side leaded, bottom exposed pad and bottom exposed lead fusion quad flat semiconductor package.
  144. Crowley,Sean Timothy; Alvarez,Angel Orabuena; Yang,Jun Young, Stackable semiconductor package and method for manufacturing same.
  145. Heo, Byong II, Stackable semiconductor package having partially exposed semiconductor die and method of fabricating the same.
  146. Scanlan, Christopher M.; Berry, Christopher J., Stackable semiconductor package including laminate interposer.
  147. Huemoeller,Ronald Patrick; Rusli,Sukianto; Hiner,David Jon, Stacked embedded leadframe.
  148. Kim, Yoon Joo; Kim, In Tae; Chung, Ji Young; Kim, Bong Chan; Kim, Do Hyung; Ha, Sung Chul; Lee, Sung Min; Song, Jae Kyu, Stacked semiconductor package and method of making same.
  149. Hutchinson,Gerald A.; Lee,Robert A.; Feichtinger,Heinrich K., System for controlling mold temperatures.
  150. Leonard C. Graham, Tapered mold runner block.
  151. McCann, David R.; Groover, Richard L.; Hoffman, Paul R., Thermally enhanced chip scale lead on chip semiconductor package and method of making same.
  152. McCann,David R.; Groover,Richard L.; Hoffman,Paul R., Thermally enhanced chip scale lead on chip semiconductor package and method of making same.
  153. McCann,David R.; Groover,Richard L.; Hoffman,Paul R., Thermally enhanced chip scale lead on chip semiconductor package and method of making same.
  154. Dunlap, Brett Arnold; Copia, Alexander William, Thin stackable package and method.
  155. Berry, Christopher J.; Scanlan, Christopher M., Thin stacked interposer package.
  156. Berry, Christopher J.; Scanlan, Christopher M., Thin stacked interposer package.
  157. Hiner, David Jon; Huemoeller, Ronald Patrick, Through via connected backside embedded circuit features structure and method.
  158. Hiner, David Jon; Huemoeller, Ronald Patrick, Through via connected backside embedded circuit features structure and method.
  159. Huemoeller, Ronald Patrick; Reed, Frederick Evans; Hiner, David Jon; Lee, Kiwook, Through via nub reveal method and structure.
  160. Huemoeller, Ronald Patrick; Reed, Frederick Evans; Hiner, David Jon; Lee, Kiwook, Through via nub reveal method and structure.
  161. Hiner, David Jon; Huemoeller, Ronald Patrick; Kelly, Michael G., Through via recessed reveal structure and method.
  162. Hiner, David Jon; Huemoeller, Ronald Patrick; Kelly, Michael G., Through via recessed reveal structure and method.
  163. Huemoeller, Ronald Patrick; Lie, Russ; Hiner, David, Two-sided fan-out wafer escape package.
  164. Huemoeller,Ronald Patrick; Lie,Russ; Hiner,David, Two-sided wafer escape package.
  165. Huemoeller,Ronald Patrick; Lie,Russ; Hiner,David, Two-sided wafer escape package.
  166. Huemoeller, Ronald Patrick; Rusli, Sukianto; Razu, David, Wafer level package and fabrication method.
  167. Huemoeller, Ronald Patrick; Rusli, Sukianto; Razu, David, Wafer level package and fabrication method.
  168. Huemoeller, Ronald Patrick; Rusli, Sukianto; Razu, David, Wafer level package and fabrication method.
  169. Huemoeller, Ronald Patrick; Rusli, Sukianto; Razu, David, Wafer level package and fabrication method.
  170. Huemoeller, Ronald Patrick; Rusli, Sukianto; Razu, David, Wafer level package and fabrication method.
  171. Huemoeller, Ronald Patrick; Rusli, Sukianto; Razu, David, Wafer level package and fabrication method.
  172. Huemoeller, Ronald Patrick; Rusli, Sukianto; Razu, David, Wafer level package and fabrication method.
  173. Huemoeller, Ronald Patrick; Rusli, Sukianto; Razu, David, Wafer level package and fabrication method.
  174. Huemoeller,Ronald Patrick; Rusli,Sukianto; Razu,David, Wafer level package and fabrication method.
  175. Huemoeller, Ronald Patrick; Rusli, Sukianto; Razu, David, Wafer level package fabrication method.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트