$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Queuing commands in a peripheral data storage system 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-009/06
  • G06F-003/06
출원번호 US-0540218 (1983-10-11)
발명자 / 주소
  • Fry Scott M. (Tucson AZ) Hempy Harry O. (Tucson AZ) Kirkpatrick Charles R. (Tucson AZ) Kittinger Bruce E. (Fort Collins CO)
출원인 / 주소
  • International Business Machines Corporation (Armonk NY 02)
인용정보 피인용 횟수 : 32  인용 특허 : 3

초록

Data transfers between a host processor and a peripheral data recorder in a peripheral data storage system, such as tape recorder peripheral data storage system, are via a random-access buffer store in the peripheral data storage system and interposed between the peripheral data recorder and the hos

대표청구항

In a data processing system, including peripheral data recorders having an addressable data record medium for storing data with recording heads in transducing relationship to said record media, a host processor for issuing commands for the peripheral data recorders, including addresses of the periph

이 특허에 인용된 특허 (3)

  1. Swenson Robert E. (Mendota Heights MN), Cache/disk subsystem.
  2. Swenson Robert E. (Mendota Heights MN), Cache/disk subsystem trickle.
  3. Porter Marion G. (Phoenix AZ) Norman ; Jr. Robert W. (Glendale AZ), Instruction buffer apparatus of a cache unit.

이 특허를 인용한 특허 (32)

  1. Nakamura Yoshihiro,JPX ; Ogawa Takao,JPX, Apparatus for controlling data transfer between external interfaces through buffer memory using a FIFO, an empty signal,.
  2. Matsunami Naoto,JPX ; Yoshida Minoru,JPX ; Miyazawa Shoichi,JPX ; Oeda Takashi,JPX ; Honda Kiyoshi,JPX ; Ohno Shuji,JPX, Array disk controller for grouping host commands into a single virtual host command.
  3. Bushell, John Samuel, Buffer requirements reconciliation.
  4. Satoh Makoto (Tokyo JPX) Onsen Takahiro (Kawasaki JPX), Data buffer apparatus with interrupted transmission/reception.
  5. Au Wing Y. (San Jose CA), Disk drive command queuing method using two memory devices for storing two types of commands separately first before que.
  6. Mizutori Youichi (Tokyo JPX) Sasaki Takanori (Iida JPX), Facsimile storage and exchange system.
  7. Wing Malcolm J. ; D'Souza Godfrey P., Gated store buffer for an advanced microprocessor.
  8. Kato Jeff J. (Greeley CO) Ruska David W. (Greeley CO) Van Maren David J. (Fort Collins CO), High capacity tape drive transparently writes and reads large packets of blocked data between interblock gaps.
  9. Bauer, Samuel M., High speed logging system.
  10. Hara Takeshi (Tokyo JPX), Interpreter linkage system for linking extension interpreters to a basic interpreter.
  11. Wilson, Brian D., LBA tracking for system data management.
  12. Hartung Michael H. (Tucson AZ) Nolta Arthur H. (Tucson AZ) Reed David G. (Tucson AZ) Tayler Gerald E. (Tucson AZ), Load balancing in a multiunit system.
  13. Sheth Jayesh V. (El Toro CA), Magnetic tape-data link processor providing automatic data transfer.
  14. Oskouy Rasoul M. (Fremont CA) Gentry Denton E. (Palo Alto CA), Method and apparatus for coordinating data transfer between hardware and software by comparing entry number of data to b.
  15. McDaniel, Scott; Fan, Kan, Method and system for efficient buffer management for layer 2 (L2) through layer 5 (L5) network interface controller applications.
  16. Beardsley Brent Cameron ; Benhase Michael Thomas ; Martin Douglas A. ; Morton Robert Louis ; Reid Mark A., Method and system for managing data in cache.
  17. Beardsley Brent Cameron ; Benhase Michael Thomas ; Martin Douglas A. ; Morton Robert Louis ; Reid Mark A., Method and system for managing data in cache using multiple data structures.
  18. Brent Cameron Beardsley ; Michael Thomas Benhase ; Joseph Smith Hyde ; Thomas Charles Jarvis ; Douglas A. Martin ; Robert Louis Morton, Method and system for staging data into cache.
  19. Peifer Juergen,DEX ; Hammerschick Andreas,DEX ; Ahlers Claus,DEX, Method for storing system communications system data using modules and tables.
  20. Lee Sai-Keung (Milpitas CA), Peripheral controller for executing multiple event-count instructions and nonevent-count instructions in a prescribed pa.
  21. Satoh Makoto,JPX ; Onsen Takahiro,JPX, Portable data buffer apparatus with manually controlled reception/transmission.
  22. Sim Yah Bin ; Wiseman Carl D. ; Patel Tushar ; Bettelheim Rudolf ; Rodriguez ; Jr. Louis ; Fisher Rollie M. ; Scollard John R. ; Leiby ; III Clare C., Queued serial peripheral interface having multiple queues for use in a data processing system.
  23. Fleischmann, Marc; Anvin, H. Peter, Restoring processor context in response to processor power-up.
  24. Starr, Matthew Thomas; Goberis, Michael Gerard, Robotic storage library with queued move instructions and method of queuing such instructions.
  25. Fleischmann, Marc; Anvin, H. Peter, System and method for saving and restoring a processor state without executing any instructions from a first instruction set.
  26. Motoyama, Satoru, Temporary storage of communications data.
  27. Kelly, Edmund; Cmelik, Robert; Wing, Malcolm, Translated memory protection.
  28. Kelly, Edmund J.; Cmelik, Robert F.; Wing, Malcolm J., Translated memory protection apparatus for an advanced microprocessor.
  29. Kelly, Edmund J.; Cmelik, Robert F.; Wing, Malcolm J., Translated memory protection apparatus for an advanced microprocessor.
  30. Kelly, Edmund J.; Cmelik, Robert F.; Wing, Malcolm J., Translated memory protection apparatus for an advanced microprocessor.
  31. Kelly, Edmund J.; Cmelik, Robert F.; Wing, Malcolm J., Translated memory protection apparatus for an advanced microprocessor.
  32. VanDoren Stephen R. (Shrewsbury MA) Foley Denis J. (Shrewsbury MA) Steinman Maurice B. (Marlborough MA), Turbotable: apparatus for directing address and commands between multiple consumers on a node coupled to a pipelined sys.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로