$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Optimization of an organization of many discrete elements 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-015/46
출원번호 US-0317651 (1981-11-02)
발명자 / 주소
  • Gelatt
  • Jr. Charles D. (Chappaqua NY) Kirkpatrick Edward S. (Croton-on-Hudson NY)
출원인 / 주소
  • International Business Machines Corporation (Armonk NY 02)
인용정보 피인용 횟수 : 129  인용 특허 : 0

초록 ▼

The overall arrangement of a large number of discrete objects may be optimized with relation to the function of or the space occupied by the arrangement by establishing a suitability measure, or score, for each configuration of the arrangement, in relation to the function of or volume occupied, gene

대표청구항 ▼

A method of positioning all the physical elements of an interrelated configuration of said physical elements in a unitary functional entity wherein the interrelated positioning satisfies at least one specification related to the usefulness of said functional entity: comprising in combination the ste

이 특허를 인용한 특허 (129)

  1. Scepanovic Ranko ; Koford James S. ; Andreev Alexander E.,RUX, Advanced modular cell placement system.
    상세보기
  2. Scepanovic Ranko ; Pavisic Ivan ; Koford James S. ; Andreev Alexander E.,RUX ; Jones Edwin, Advanced modular cell placement system.
    상세보기
  3. Scepanovic Ranko ; Koford James S. ; Andreev Alexander E.,RUX, Advanced modular cell placement system with coarse overflow remover.
    상세보기
  4. Scepanovic Ranko ; Koford James S. ; Andreev Alexander E.,RUX, Advanced modular cell placement system with density driven capacity penalty system.
    상세보기
  5. Scepanovic Ranko ; Koford James S. ; Andreev Alexander E.,RUX, Advanced modular cell placement system with dispersion-driven levelizing system.
    상세보기
  6. Scepanovic Ranko ; Koford James S. ; Andreev Alexander E.,RUX, Advanced modular cell placement system with fast procedure for finding a levelizing cut point.
    상세보기
  7. Scepanovic Ranko ; Koford James S. ; Andreev Alexander E.,RUX, Advanced modular cell placement system with functional sieve optimization technique.
    상세보기
  8. Scepanovic Ranko ; Koford James S. ; Andreev Alexander E.,RUX, Advanced modular cell placement system with iterative one dimensional preplacement optimization.
    상세보기
  9. Scepanovic Ranko ; Koford James S. ; Andreev Alexander E.,RUX, Advanced modular cell placement system with median control and increase in resolution.
    상세보기
  10. Scepanovic Ranko ; Koford James S. ; Andreev Alexander E.,RUX, Advanced modular cell placement system with minimizing maximal cut driven affinity system.
    상세보기
  11. Scepanovic Ranko ; Koford James S. ; Andreev Alexander E.,RUX, Advanced modular cell placement system with neighborhood system driven optimization.
    상세보기
  12. Scepanovic Ranko ; Koford James S. ; Andreev Alexander E.,RUX, Advanced modular cell placement system with optimization of cell neighborhood system.
    상세보기
  13. Scepanovic Ranko ; Koford James S. ; Andreev Alexander E.,RUX, Advanced modular cell placement system with overlap remover with minimal noise.
    상세보기
  14. Scepanovic Ranko ; Koford James S. ; Andreev Alexander E.,RUX, Advanced modular cell placement system with sinusoidal optimization.
    상세보기
  15. Scepanovic Ranko ; Koford James S. ; Andreev Alexander E.,RUX, Advanced modular cell placement system with wire length driven affinity system.
    상세보기
  16. Kassay Laszlo (Budapest HUX) Nemeth Sandor (Budapest HUX), Apparatus for the determination of the technical parameters of machines particularly agricultural machines, based on pro.
    상세보기
  17. Jacobs, II, James L.; Lynch, Steven M., Automated recommended joining data with presented methods for joining in computer-modeled structures.
    상세보기
  18. Li Chou H., Automatic development of computer software.
    상세보기
  19. Ackley, H. Sprague, Automatic mode switching in a volume dimensioner.
    상세보기
  20. Ackley, H. Sprague, Automatic mode switching in a volume dimensioner.
    상세보기
  21. Ackley, H. Sprague; McCloskey, Scott, Calibrating a volume dimensioner.
    상세보기
  22. Ackley, H. Sprague; McCloskey, Scott, Calibrating a volume dimensioner.
    상세보기
  23. Koford James S. ; Scepanovic Ranko ; Jones Edwin R. ; Boyle Douglas B. ; Rostoker Michael D., Cell placement alteration apparatus for integrated circuit chip physical design automation system.
    상세보기
  24. Scepanovic Ranko ; Koford James S ; Jones Edwin R. ; Boyle Douglas B. ; Rostoker Michael D., Cell placement representation and transposition for integrated circuit physical design automation system.
    상세보기
  25. Scepanovic Ranko ; Koford James S. ; Jones Edwin E. ; Boyle Douglas B. ; Rostoker Michael D., Congestion based cost factor computing apparatus for integrated circuit physical design automation system.
    상세보기
  26. Kerisit, Jean-Marc, Data analysis to optimize an explicative rule for analyzing the operation of a production line.
    상세보기
  27. Todeschini, Erik; Jovanovski, Brian L.; Bremer, Edward C., Depth sensor based auto-focus system for an indicia scanner.
    상세보기
  28. Todeschini, Erik; Jovanovski, Brian L.; Bremer, Edward C., Depth sensor based auto-focus system for an indicia scanner.
    상세보기
  29. Todeschini, Erik; Jovanovski, Brian L.; Bremer, Edward C., Depth sensor based auto-focus system for an indicia scanner.
    상세보기
  30. Todeschini, Erik; Jovanovski, Brian L.; Bremer, Edward C., Depth sensor based auto-focus system for an indicia scanner.
    상세보기
  31. Todeschini, Erik, Dimensioning and imaging items.
    상세보기
  32. Todeschini, Erik, Dimensioning and imaging items.
    상세보기
  33. McCloskey, Scott; Lloyd, Ryan Andrew, Dimensioning system.
    상세보기
  34. Laffargue, Franck; Hunt, Jeffrey, Dimensioning system with feedback.
    상세보기
  35. Li, Jingquan; Jovanovski, Brian L.; McCloskey, Scott; Lloyd, Ryan Andrew, Dimensioning system with guided alignment.
    상세보기
  36. Li, Jingquan; Jovanovski, Brian L.; McCloskey, Scott; Lloyd, Ryan Andrew, Dimensioning system with guided alignment.
    상세보기
  37. Li, Jingquan; Jovanovski, Brian L.; McCloskey, Scott; Lloyd, Ryan Andrew, Dimensioning system with guided alignment.
    상세보기
  38. Li, Jingquan; Jovanovski, Brian L.; McCloskey, Scott; Lloyd, Ryan Andrew, Dimensioning system with guided alignment.
    상세보기
  39. Thuries, Serge; Gillet, Alain; Laffargue, Franck, Dimensioning system with multipath interference mitigation.
    상세보기
  40. Jovanovski, Brian L.; Li, Jingquan, Dual-projector three-dimensional scanner.
    상세보기
  41. Jovanovski, Brian L.; Li, Jingquan, Dual-projector three-dimensional scanner.
    상세보기
  42. Ackley, H. Sprague, Evaluating image values.
    상세보기
  43. Ackley, H. Sprague, Evaluating image values.
    상세보기
  44. Laffargue, Franck; Hunt, Jeffrey; Houle, Scott, Handheld dimensioner with data-quality indication.
    상세보기
  45. Laffargue, Franck; Hunt, Jeffrey; Houle, Scott, Handheld dimensioner with data-quality indication.
    상세보기
  46. Laffargue, Franck; Hunt, Jeffrey, Handheld dimensioning system with feedback.
    상세보기
  47. Laffargue, Franck; Hunt, Jeffrey, Handheld dimensioning system with feedback.
    상세보기
  48. Laffargue, Franck; Hunt, Jeffrey, Handheld dimensioning system with feedback.
    상세보기
  49. Laffargue, Franck; Hunt, Jeffrey, Handheld dimensioning system with feedback.
    상세보기
  50. Ackley, H. Sprague; Laffargue, Franck, Handheld dimensioning system with measurement-conformance feedback.
    상세보기
  51. Thuries, Serge, High resolution dot pattern.
    상세보기
  52. McCloskey, Scott; Lloyd, Ryan Andrew, Image transformation for indicia reading.
    상세보기
  53. Jovanovski, Brian L.; Li, Jingquan, Image-stitching for dimensioning.
    상세보기
  54. Jovanovski, Brian L.; Li, Jingquan, Image-stitching for dimensioning.
    상세보기
  55. Jones Edwin ; Koford James S., Integrated circuit layout routing using multiprocessing.
    상세보기
  56. Dasasathyan,Srinivasan; Wang,Qiang, Integrated clock and input output placer.
    상세보기
  57. Shiraj Robi Dutta ; Pravin K. Madhani ; Ashok Vittal ; Nagaraja Ravindranath Rao, Interative, gridless, cost-based layer assignment coarse router for computer controlled IC design.
    상세보기
  58. Linsker Ralph (Scarsdale NY), Iterative method for establishing connections and resulting product.
    상세보기
  59. Zweben Monte ; Deale Michael J. ; Davis Eugene D. ; Daun Brian L., Iterative repair optimization with particular application to scheduling for integrated capacity and inventory planning.
    상세보기
  60. Toru Nakagawa JP, Layout apparatus for laying out objects in space and method thereof.
    상세보기
  61. Cohn John Maxwell ; Hathaway David James, Localized simulated annealing.
    상세보기
  62. Showering, Paul Edward, Measuring object dimensions using mobile computer.
    상세보기
  63. Showering, Paul Edward, Measuring object dimensions using mobile computer.
    상세보기
  64. John W. Miller ; John R. Douceur ; Robert P. Fitzgerald, Method and system for incrementally improving a program layout.
    상세보기
  65. Chekuri, Chandra; Khanna, Sanjeev, Method and system for load scheduling multidimensional tasks among multiple processors.
    상세보기
  66. Hathaway David James, Method for clock skew cost calculation.
    상세보기
  67. Fournier Serge (Montreal CAX), Method for deriving an interconnection route between elements in an interconnection medium.
    상세보기
  68. Ishizuka Akio,JPX, Method for designing an interconnection route in an LSI.
    상세보기
  69. Moresco Larry L., Method for optimizing cost of manufacturing memory arrays.
    상세보기
  70. Rostoker Michael D. ; Koford James S. ; Jones Edwin R. ; Boyle Douglas B. ; Scepanovic Ranko, Method for producing integrated circuit chip having optimized cell placement.
    상세보기
  71. Narendra V. Shenoy ; Lukas Van Ginneken, Method for the physical placement of an integrated circuit adaptive to netlist changes.
    상세보기
  72. Zhou, Jun; Hathaway, David J.; Visweswariah, Chandramouli; Williams, Patrick M., Method of achieving timing closure in digital integrated circuits by optimizing individual macros.
    상세보기
  73. Zhou,Jun; Hathaway,David J.; Visweswariah,Chandramouli; Williams,Patrick M., Method of achieving timing closure in digital integrated circuits by optimizing individual macros.
    상세보기
  74. Yamada Norio (Hadano JPX) Kajitani Hayashi (Hadano JPX) Chiba Kyoji (Hadano JPX) Edagawa Mitsugu (Hadano JPX), Method of arranging logic circuit devices on logic circuit board.
    상세보기
  75. Rostoker Michael D. ; Koford James S. ; Jones Edwin R. ; Boyle Douglas B. ; Scepanovic Ranko, Method of cell placement for an integrated circuit chip comprising chaotic placement and moving windows.
    상세보기
  76. Nathoo Nazim S. (Houston TX) Sederberg Thomas W. (Orem UT) Parikh Prashant D. (Houston TX), Method of determining the shape of a flat fabric pattern for application to a general curved surface.
    상세보기
  77. Jovanovski, Brian L.; Li, Jingquan, Method of error correction for 3D imaging device.
    상세보기
  78. Jovanovski, Brian L.; Li, Jingquan, Method of error correction for 3D imaging device.
    상세보기
  79. Jovanovski, Brian L.; Li, Jingquan, Method of error correction for 3D imaging device.
    상세보기
  80. Richter Roy (Ann Arbor MI) Gay Jackson G. (Birmingham MI) Kromer Robert P. (Royal Oak MI), Method of optimizing a vehicle assembly line build sequence.
    상세보기
  81. Hathaway David James ; Rutter Roger Sherman, Method to partition clock sinks into nets.
    상세보기
  82. Kenyon, Christopher Mark; Bachofner, Thomas, Method, computer system and computer program for determining a risk/reward model.
    상세보기
  83. Kenyon, Christopher Mark; Bachofner, Thomas, Method, computer system and computer program for determining a risk/reward model.
    상세보기
  84. Pedersen Bruce B., Methods for allocating circuit design portions among physical circuit portions.
    상세보기
  85. Tse John (El Cerrito CA) Mendel David W. (Sunnyvale CA), Methods for partitioning circuits in order to allocate elements among multiple circuit groups.
    상세보기
  86. Jacobs, II, James L.; Lynch, Steven M., Methods, systems, and software for processing expedited production or supply of designed products.
    상세보기
  87. Ackley, H. Sprague, Mobile dimensioner apparatus for use in commerce.
    상세보기
  88. Ackley, H. Sprague, Mobile dimensioner apparatus for use in commerce.
    상세보기
  89. Kung David Shing-Ki (Chappaqua NY) Reddy Lakshmi Narasimha (Poughkeepsie NY), Multi-chip device partitioning process.
    상세보기
  90. Moffitt, Michael David, Multi-dimensional computing and communication resource allocation using bin-packing with per-branch combination tries.
    상세보기
  91. Moffitt, Michael David, Multi-dimensional computing and communication resource allocation using bin-packing with per-branch combination tries.
    상세보기
  92. Moffitt, Michael David, Multi-dimensional physical arrangement techniques using bin-packing with per-branch combination tries.
    상세보기
  93. Moffitt, Michael David, Multi-dimensional physical arrangement techniques using bin-packing with per-branch combination tries.
    상세보기
  94. Jacobs, II, James L., Natural language user interface for computer-aided design systems.
    상세보기
  95. Jacobs, II, James L., Natural language user interface for computer-aided design systems.
    상세보기
  96. Jacobs, II, James L., Natural language user interface for computer-aided design systems.
    상세보기
  97. Jacobs, II, James L.; Cronin, John E.; Huffines, Christopher M., Natural language user interface for computer-aided design systems.
    상세보기
  98. Jacobs, II, James L.; Cronin, John E.; Huffines, Christopher M., Natural language user interface for computer-aided design systems.
    상세보기
  99. Thuries, Serge; Gillet, Alain; Puybras, Bernard, Optical pattern projector.
    상세보기
  100. Saika, Shunji, Optimization method for element placement.
    상세보기
  101. Berry, Christopher J.; Neves, Jose Luis Pontes Correla; Hwang, Charlie Chornglii; Lewis, David Wade, Optimization method of integrated circuit design for reduction of global clock load and balancing clock skew.
    상세보기
  102. James S. Koford ; Michael D. Rostoker ; Edwin R. Jones ; Douglas B. Boyle ; Ranko Scepanovic, Optimization processing for integrated circuit physical design automation system using optimally switched fitness improvement algorithms.
    상세보기
  103. Pullela Satyamurthy ; Moore Stephen C. ; Blaauw David ; Panda Rajendran ; Vijayan Gopalakrishnan, Optimizing combinational circuit layout through iterative restructuring.
    상세보기
  104. Scepanovic Ranko ; Koford James S. ; Andreev Alexander E.,RUX ; Pavisic Ivan, Physical design automation system and process for designing integrated circuit chip using simulated annealing with "che.
    상세보기
  105. Jacobs, II, James L.; Cronin, John E.; Huffines, Christopher M.; Lynch, Steven M., Product variable optimization for manufacture or supply of designed products.
    상세보기
  106. Rutenbar, Robin A.; Lougheed, Robert M., Routing techniques using serial neighborhood image analyzing system.
    상세보기
  107. Lloyd, Ryan Andrew; McCloskey, Scott, Scene change detection in a dimensioner.
    상세보기
  108. Lloyd, Ryan Andrew; McCloskey, Scott, Scene change detection in a dimensioner.
    상세보기
  109. Li, Chou H., Self-optimization with interactions.
    상세보기
  110. Li Chou H. (379 Elm Dr. Roslyn NY 11576), Self-optimizing method and machine.
    상세보기
  111. Li Chou H. (379 Elm Dr. Roslyn NY 11576), Self-optimizing method and machine.
    상세보기
  112. Li, Chou H., Self-optimizing method and machine.
    상세보기
  113. Benos, Virginie; Bessettes, Vincent; Laffargue, Franck, Semi-automatic dimensioning with imager on a portable device.
    상세보기
  114. Jones Edwin R. ; Koford James S. ; Boyle Douglas B. ; Scepanovic Ranko ; Rostoker Michael D., Simultaneous placement and routing (SPAR) method for integrated circuit physical design automation system.
    상세보기
  115. Boyle Douglas B. ; Koford James S. ; Jones Edwin R. ; Scepanovic Ranko ; Rostoker Michael D., Single chip integrated circuit distributed shared memory (DSM) and communications nodes.
    상세보기
  116. Lawrence Pileggi ; Majid Sarrafzadeh ; Gary K. Yeap ; Feroze Peshotan Taraporevala ; Tong Gao ; Douglas B. Boyle, System and method for concurrent placement of gates and associated wiring.
    상세보기
  117. Ackley, H. Sprague; Laffargue, Franck, System and method for dimensioning.
    상세보기
  118. Lloyd, Ryan Andrew; McCloskey, Scott, System and method for package dimensioning.
    상세보기
  119. Jacobs, II, James L.; Cronin, John E.; Lynch, Steven M.; Huffines, Christopher M., Systems and methods for automated help.
    상세보기
  120. Laffargue, Franck, Systems and methods for enhancing dimensioning.
    상세보기
  121. Laffargue, Franck, Systems and methods for enhancing dimensioning.
    상세보기
  122. Bremer, Edward C.; Pankow, Matthew, Terminals and methods for dimensioning objects.
    상세보기
  123. Bremer, Edward C.; Pankow, Matthew, Terminals and methods for dimensioning objects.
    상세보기
  124. Lingafelt,Charles Steven; Noel, Jr.,Francis Edward; Rincon,Ann Marie, Traffic routing management system using the open shortest path first algorithm.
    상세보기
  125. Houle, Scott Xavier; Hunt, Jeffrey Mark, Vehicle positioning and object avoidance.
    상세보기
  126. Houle, Scott Xavier; Hunt, Jeffrey Mark, Vehicle positioning and object avoidance.
    상세보기
  127. Hunt, Jeffrey Mark; Jennings, Edward J.; Wojack, Nancy; Houle, Scott Xavier, Volume dimensioning systems and methods.
    상세보기
  128. Hunt, Jeffrey Mark; Jennings, Edward J.; Wojack, Nancy; Houle, Scott Xavier, Volume dimensioning systems and methods.
    상세보기
  129. Fournier Serge (Montreal ; Quebec CAX), Work ordering routine for use in a method of routing.
    상세보기

관련 콘텐츠

섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로