$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method of fabricating submicron silicon structures such as permeable base transistors 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/306
  • B44C-001/22
  • C03C-015/00
  • C03C-025/06
출원번호 US-0448163 (1982-12-09)
발명자 / 주소
  • Chi Jim-Yong (Bedford MA) Holmstrom Roger P. (Wayland MA)
출원인 / 주소
  • GTE Laboratories (Waltham MA 02)
인용정보 피인용 횟수 : 41  인용 특허 : 0

초록

Submicron silicon structures are fabricated by repeat oxidation and stripping the walls of a U-groove leaving thin silicon fingers. This method may be used to fabricate a silicon transistor having an emitter and a collector separated by a channel. The channel is formed in a silicon finger by a Schot

대표청구항

A method of fabricating silicon structures, comprised of the following steps: a. forming a plurality of U-grooves in a semiconductor wafer with adjacent grooves defining a structure with a width equal to the distance between said grooves; b. forming an oxide layer upon the walls of said U-grooves; c

이 특허를 인용한 특허 (41)

  1. Segal, Brent M.; Brock, Darren K.; Rueckes, Thomas, Device selection circuitry constructed with nanotube ribbon technology.
  2. Segal,Brent M.; Brock,Darren K.; Rueckes,Thomas, Device selection circuitry constructed with nanotube technology.
  3. Jaiprakash,Venkatachalam C.; Ward,Jonathan W.; Rueckes,Thomas; Segal,Brent M., Devices having horizontally-disposed nanofabric articles and methods of making the same.
  4. Jaiprakash,Venkatachalam C.; Ward,Jonathan W.; Rueckes,Thomas; Segal,Brent M., Devices having vertically-disposed nanofabric articles and methods of making the same.
  5. Segal, Brent M.; Brock, Darren K.; Rueckes, Thomas, Electromechanical memory array using nanotube ribbons and method for making same.
  6. Segal,Brent M.; Brock,Darren K.; Rueckes,Thomas, Electromechanical memory array using nanotube ribbons and method for making same.
  7. Segal,Brent M.; Brock,Darren K.; Rueckes,Thomas, Electromechanical memory array using nanotube ribbons and method for making same.
  8. Segal, Brent M.; Brock, Darren K.; Rueckes, Thomas, Electromechanical memory having cell selection circuitry constructed with nanotube technology.
  9. Rueckes, Thomas; Segal, Brent M.; Bertin, Claude L., Electromechanical three-trace junction devices.
  10. Rueckes, Thomas; Segal, Brent M.; Brock, Darren K., Electromechanical three-trace junction devices.
  11. Rueckes,Thomas; Segal,Brent M.; Bertin,Claude, Electromechanical three-trace junction devices.
  12. Malaviya Shashi D. (Hopewell Junction NY), Fabrication of stud-defined integrated circuit structure.
  13. Hafez, Walid M.; Jan, Chia-Hong, Fin-based semiconductor devices and methods.
  14. Cheng, Kangguo; Hsu, Louis Lu-Chen; Mandelman, Jack Allan; Sheets, II, John Edward, FinFET with reduced gate to fin overlay sensitivity.
  15. Gunter, Liberty L.; Chu, Kanin; Eddy, Jr., Charles R.; Moustakas, Theodore D.; Bellotti, Enrico, GaN-based permeable base transistor and method of fabrication.
  16. Gunter, Liberty L; Chu, Kanin; Eddy, Jr., Charles R; Moustakas, Theodore D; Bellotti, Enrico, GaN-based permeable base transistor and method of fabrication.
  17. Gunter,Liberty L; Chu,Kanin; Eddy, Jr.,Charles R; Moustakas,Theodore D; Bellotti,Enrico, GaN-based permeable base transistor and method of fabrication.
  18. Segal, Brent M.; Brock, Darren K.; Rueckes, Thomas, Hybrid circuit having nanotube electromechanical memory.
  19. Segal, Brent M.; Brock, Darren K.; Rueckes, Thomas, Hybrid circuit having nanotube electromechanical memory.
  20. Segal,Brent M.; Brock,Darren K.; Rueckes,Thomas, Hybrid circuit having nanotube electromechanical memory.
  21. Yen Yung-Chau (San Jose CA), Metallization technique for integrated circuit structures.
  22. Daniele Joseph J. (Pittsford NY), Method of fabricating electro-mechanical modulator arrays.
  23. Holmstrom Roger P. (Wayland MA) Chi Jim-Yong (Bedford MA), Method of forming an isolated semiconductor structure.
  24. Bencuya Izak (San Jose CA) Cogan Adrian I. (San Jose CA), Method of making junction field effect transistor of static induction type.
  25. Vögeli, Bernhard; Rueckes, Thomas; Segal, Brent M., Method of making nanotube permeable base transistor.
  26. Cogan Adrian I. (San Jose CA) Blanchard Richard A. (Los Altos CA), Method of making vertical current flow field effect transistor.
  27. Ward, Jonathan W.; Rueckes, Thomas; Segal, Brent M., Methods of making carbon nanotube films, layers, fabrics, ribbons, elements and articles.
  28. Rueckes, Thomas; Segal, Brent M.; Brock, Darren K., Methods of making electromechanical three-trace junction devices.
  29. Rueckes, Thomas; Segal, Brent M.; Brock, Darren K., Methods of making electromechanical three-trace junction devices.
  30. Rueckes, Thomas; Segal, Brent M., Methods of nanotube films and articles.
  31. Rueckes,Thomas; Segal,Brent M., Methods of nanotube films and articles.
  32. Rueckes,Thomas; Segal,Brent M., Methods of nanotubes films and articles.
  33. Ward,Jonathan W.; Rueckes,Thomas; Segal,Brent M., Methods of using pre-formed nanotubes to make carbon nanotube films, layers, fabrics, ribbons, elements and articles.
  34. Ward, Jonathan W.; Rueckes, Thomas; Segal, Brent M., Methods of using thin metal layers to make carbon nanotube films, layers, fabrics, ribbons, elements and articles.
  35. Rueckes, Thomas; Segal, Brent M., Nanotube films and articles.
  36. Rueckes, Thomas; Segal, Brent M., Nanotube films and articles.
  37. Rueckes, Thomas; Segal, Brent M., Nanotube films and articles.
  38. Vögeli, Bernhard; Rueckes, Thomas; Segal, Brent M., Nanotube permeable base transistor.
  39. Chapple-Sokol Jonathan D. (Poughkeepsie NY) Subbanna Seshadri (Hopewell Junction NY) Tejwani Manu J. (Yorktown Heights NY), One dimensional silicon quantum wire devices and the method of manufacture thereof.
  40. Nakamura Yoshio,JPX ; Miyawaki Mamoru,JPX ; Ueno Isamu,JPX, Semiconductor device and manufacturing process therefor.
  41. Darwin A. Clampitt, Semiconductor structure having more usable substrate area and method for forming same.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로