$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Leadless chip carrier apparatus providing an improved transmission line environment and improved heat dissipation 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-023/14
  • H01L-023/40
  • H01L-023/48
  • H01L-023/04
출원번호 US-0505866 (1983-06-20)
발명자 / 주소
  • Gilbert, Barry K.
  • Schwab, Daniel J.
출원인 / 주소
  • Mayo Foundation
대리인 / 주소
    Merchant, Gould, Smith, Edell, Welter & Schmidt
인용정보 피인용 횟수 : 98  인용 특허 : 22

초록

A carrier apparatus (40) for mounting logic components on the surface of a circuit board (41). The carrier apparatus (40) includes a housing structure defining top and bottom surfaces and further defining a cavity (50) in the bottom surface for receipt of a logic component (51). A recessed cover por

대표청구항

1. A carrier apparatus for mounting logic components on a mounting surface having electrical pathways such as a circuit board, comprising: (a) a housing defining top and bottom surfaces, said housing further having a cavity for receipt of a logic component; (b) lid means for enclosing said cavit

이 특허에 인용된 특허 (22)

  1. Selig ; Thomas R. ; Yasar ; Tugrul ; Coulton ; Derek A., Beam lead arrangement for microelectronic devices.
  2. Luthi Robert B. (San Jose CA) Williams Clair E. (Sunnyvale CA), Carrier and test socket for leadless integrated circuit.
  3. Dehaine ; Gerard, Conditioning supports of micro-plates of integrated circuits.
  4. Breedlove James G. (Burnsville MN), Conductively coated embossed articles.
  5. Helda Robert W. (Hollywood FL), Contact bonded packaged integrated circuit.
  6. Gogal John F. (Lebanon NJ), Double cavity semiconductor chip carrier.
  7. Minetti Richard H. (Allentown PA), Fabrication of circuit packages using solid phase solder bonding.
  8. Kowalski John L. (Phoenix AZ), Fixture for an integrated circuit chip.
  9. Denlinger Edgar J. (East Windsor NJ), Flip chip mounted diode.
  10. Berndlmaier Erich (Wappingers Falls NY) Clark Bernard T. (Poughquag NY) Dorler Jack A. (Wappingers Falls NY), Heat transfer structure for integrated circuit package.
  11. Braun Robert E. (Norristown PA), Hermetic integrated circuit package for high density high power applications.
  12. Barbour Donald R. (Poughkeepsie NY) Lemke Guido A. (Hopewell Junction NY) Magdo Steven (Hopewell Junction NY), High performance semiconductor package assembly.
  13. Kurosawa Keiji (Nagano JPX) Yamamoto Kenji (Nagano JPX) Yamashita Mitsuo (Nagano JPX) Mitsui Hisami (Nagano JPX) Miyabara Ayako (Nagano JPX) Miyagawa Kiyotaka (Suzaka JPX) Imura Takayoshi (Nagano JPX, Hollow multilayer printed wiring board.
  14. Chance Dudley A. (Danbury CT) Kopcsay Gerard V. (Yorktown Heights NY), LSI Chip carrier with buried repairable capacitor with low inductance leads.
  15. Demnianiuk, Eugene F., Levered system connector for an integrated circuit package.
  16. Wilson Richard W. (Phoenix AZ), Method of making a high frequency semiconductor package.
  17. Ammon J. Preston (Dallas TX), Multi-layer backpanel including metal plate ground and voltage planes.
  18. Koutalides ; Andrew, Package for semiconductor beam lead devices.
  19. Hutson ; Jearld L., Semiconductor device package and method of making same.
  20. Fox William M. (Reading PA) Novotny Michael A. (Reading PA), Support structure for thin semiconductor wafer.
  21. Chapel ; Jr. Roy W. (Edmonds WA) Gurol I. Macit (Seattle WA), Thermally isolated monolithic semiconductor die.
  22. Shimizu Shoichi (Yokohama JA) Yamada Hisashi (Oiso JA), Variable capacity diode device.

이 특허를 인용한 특허 (98)

  1. Vinciarelli,Patrizio; Briere,Michael; Dumas,Jeffrey Gordon, Active filtering.
  2. Saxelby ; Jr. John R. ; Hedlund ; III Walter R., Apparatus for circuit encapsulation.
  3. Anthony, Anthony A.; Anthony, William M., Arrangement for energy conditioning.
  4. Anthony, Anthony A.; Anthony, William M., Arrangement for energy conditioning.
  5. Anthony, Anthony A.; Anthony, William M., Arrangement for energy conditioning.
  6. Anthony, Anthony A.; Anthony, William M., Arrangement for energy conditioning.
  7. Duerbaum, Thomas; Elferich, Reinhold, Arrangement with an integrated circuit mounted on a bearing means and a power supply module arrangement.
  8. Kang,Teck Gyu; Kubota,Yoichi, Assemblies having stacked semiconductor chips and methods of making same.
  9. Weigand, Christopher D.; Rozbicki, Andrzej, Blind via edge castellation.
  10. Bourdelaise Robert A. (Crofton MD) Harris David B. (Columbia MD) Harris Denise B. (Columbia MD) Olenick John A. (Columbia MD), Cavity-down chip carrier with pad grid array.
  11. Phy William S. (Los Altos CA) Early James M. (Palo Alto CA) Negus Kevien J. (Kingston CAX), Ceramic package for high frequency semiconductor devices.
  12. Kim Sun-Dong,KRX ; Seol Byong-Su,KRX, Chip carrier with embedded leads and chip package using same.
  13. John R. Saxelby, Jr. ; Walter R. Hedlund, III, Circuit encapsulation.
  14. Saxelby, Jr., John R.; Hedlund, III, Walter R., Circuit encapsulation.
  15. Saxelby ; Jr. John R. ; Hedlund ; III Walter R., Circuit encapsulation process.
  16. Vinciarelli,Patrizio; Prager,Jay, Components having actively controlled circuit elements.
  17. Moser Lester J. (Scottsdale AZ), Coplanar waveguide semiconductor package.
  18. Schaper, Leonard W., Decoupling capacitor for integrated circuit package and electrical components using the decoupling capacitor and associated methods.
  19. Saxelby ; Jr. John R. ; Johnson Brant T., Direct metal bonding.
  20. Saxelby ; Jr. John R. ; Johnson Brant T., Direct metal bonding.
  21. Chall, Louis Edmund; Serson, John Bradley; Roberts, Philip Arnold; Hutchins, Cecil Eugene, Distributed computing.
  22. Chall, Louis Edmund; Serson, John Bradley; Roberts, Philip Arnold; Hutchins, Cecil Eugene, Distributed computing.
  23. Chall, Louis Edmund; Serson, John Bradley; Roberts, Philip Arnold; Hutchins, Cecil Eugene, Distributed computing.
  24. Chall, Louis Edmund; Serson, John Bradley; Roberts, Philip Arnold; Hutchins, Cecil Eugene, Distributed computing.
  25. Anthony, Anthony A.; Anthony, William M., Energy conditioning circuit arrangement for integrated circuit.
  26. Frankeny Richard F. (Elgin TX) Rakes James M. (Leander TX), Enhanced tab package.
  27. Khandros Igor Y. ; Eldridge Benjamin N. ; Mathieu Gaetan L., Fabricating interconnects and tips using sacrificial substrates.
  28. Akram, Salman; Jacobson, John O., Flip-chip with matched signal lines, ground plane and ground bumps adjacent signal bumps.
  29. Ead George J., Flowing solder in a gap.
  30. Leibowitz Joseph D. (Culver City CA), High-frequency multilayer printed circuit board.
  31. Chall, Louis Edmund; Serson, John Bradley; Roberts, Philip Arnold; Hutchins, Cecil Eugene, Integrated circuit arrangement in a distributed computing system.
  32. Hathaway, Aaron Ashley; Miller, Robert; Sanker, Erica Anne, Integrated circuit interface and method of making the same.
  33. Rusu Stefan (Sunnyvale CA) Yee Clayton L. (San Francisco CA) Malladi Deviprasad (Campbell CA) Rogers Alan C. (Palo Alto CA), Integrated circuit package with external storage capacitor for improved signal quality for sensitive integrated circuit.
  34. Khandros Igor Y. ; Mathieu Gaetan L., Interconnection substrates with resilient contact structures on both sides.
  35. Chall ; Jr. Louis E. (Costa Mesa CA), Interconnection system for integrated circuit chips.
  36. Chall ; Jr. Louis E. (Costa Mesa CA), Interconnection system for integrated circuit chips.
  37. Lee, Yi-Hsun; Ho, Chun-Lung; Lin, Wu-Chen, Internal/external circuit board connection structure.
  38. Anthony, William M.; Anthony, David; Anthony, Anthony, Internally overlapped conditioners.
  39. Daniels Wilbert E. (West Buckston ME) Fraser Dana J. (South Portland ME), Low impedance package for integrated circuit die.
  40. Horstmann Richard E. (Peekskill NY) Oberschmidt James M. (Stanfordville NY), Low inductance capacitor.
  41. Vinciarelli Patrizio ; Prager Jay, Low profile mounting of power converters with the converter body in an aperture.
  42. Evans Michael D. ; Goss James D. ; Curhan Jeffrey A. ; Vinciarelli Patrizio, Making a connection between a component and a circuit board.
  43. Chall, Louis Edmund; Serson, John Bradley; Roberts, Philip Arnold; Hutchins, Cecil Eugene, Method and apparatus for selectively placing components into a sleep mode in response to loss of one or more clock signals or receiving a command to enter sleep mode.
  44. Doyle, Brian; Vu, Quat T.; Fraser, David B., Method for capacitively coupling electronic devices.
  45. Anthony, William M.; Anthony, David; Anthony, Anthony, Method for making internally overlapped conditioners.
  46. Pastore John R. ; Nomi Victor K. ; Wilson Howard P., Method for testing a ball grid array semiconductor device and a device for such testing.
  47. DiStefano, Thomas H.; Karavakis, Konstantine; Mitchell, Craig; Smith, John W., Method of making a compliant integrated circuit package.
  48. Akram, Salman; Jacobson, John O., Methods for fabricating flip-chip devices and preventing coupling between signal interconnections.
  49. Pflughaupt,L. Elliott; Gibson,David; Kim,Young Gon; Mitchell,Craig S.; Zohni,Wael; Mohammed,Ilyas, Microelectronic assembly having array including passive elements and interconnects.
  50. Gates ; Jr. Louis E. (Westlake Village CA) Kamensky Albert (Redondo Beach CA) Devendorf Don C. (Los Angeles CA), Microelectronic package.
  51. Nilsson, Rolf, Module.
  52. Nilsson, Rolf, Module.
  53. Nilsson, Rolf, Module.
  54. Nilsson, Rolf, Module.
  55. Bickford Harry R. (Ossining NY) Bregman Mark F. (Ridgefield CT) Cipolla Thomas M. (Hopewell Junction NY) Gow ; III John (Milton VT) Ledermann Peter G. (Pleasantville NY) Miersch Ekkehard F. (Mamarone, Multilevel integrated circuit packaging structures.
  56. Burgess Allan C. (Yorktown Heights NY) Lussow Robert O. (Hopewell Junction NY) Melvin George E. (Poughkeepsie NY), Multiple voltage integrated circuit packaging substrate.
  57. Hidada Norio (Kanagawa JPX) Hirachi Yasutake (Tokyo JPX), Package for integrated circuit.
  58. Nakano,Masahiro, Package substrate, integrated circuit apparatus, substrate unit, surface acoustic wave apparatus, and circuit device.
  59. Nakano,Masahiro, Package substrate, integrated circuit apparatus, substrate unit, surface acoustic wave apparatus, and circuit device.
  60. Vinciarelli Patrizio ; Belland Robert E. ; Ead George J. ; Finnemore Fred M. ; Andrus Lance L., Packaging electrical circuits.
  61. Vinciarelli Patrizio ; Belland Robert E. ; Ead George J. ; Finnemore Fred M. ; Andrus Lance L., Packaging electrical circuits.
  62. Vinciarelli Patrizio ; Belland Robert E. ; Ead George J. ; Finnemore Fred M. ; Andrus Lance L., Packaging electrical circuits.
  63. Vinciarelli Patrizio ; Belland Robert E. ; Ead George J. ; Finnemore Fred M. ; Andrus Lance L., Packaging electrical circuits.
  64. Vinciarelli Patrizio (Boston MA) Finnemore Fred (North Reading MA) Balog John S. (Mendon MA) Johnson Brant T. (Concord MA), Packaging electrical components.
  65. Vinciarelli Patrizio ; Finnemore Fred ; Balog John S. ; Johnson Brant T., Packaging electrical components.
  66. Phy William S. (Los Altos Hills CA), Plastic package for high frequency semiconductor devices.
  67. Vinciarelli, Patrizio; Finnemore, Fred M.; Lafleur, Michael B.; McCauley, Charles I.; Keay, Gary C.; Nowak, Scott W.; Thompson, Basil, Power converter.
  68. Vinciarelli,Patrizio; Finnemore,Fred M.; McCauley,Charles I.; Keay,Gary C.; Nowak,Scott W.; Thompson,Basil, Power converter body.
  69. Keay Gary C. ; Vinciarelli Patrizio, Power converter connector assembly.
  70. Vinciarelli, Patrizio; LaFleur, Michael B.; McCauley, Charles I.; Starenas, Paul V., Power converter package and thermal management.
  71. Vinciarelli,Patrizio; Lafleur,Michael B.; McCauley,Charles I.; Starenas,Paul V., Power converter package and thermal management.
  72. Patrizio Vinciarelli ; Fred M. Finnemore ; Michael B. Lafleur ; Charles I. McCauley, Power converter packaging.
  73. Jones Jeffrey L., Retractable and removable extensions with edge plated PCB's in thin-profile electronic devices.
  74. Popek Marc H. (Indian Harbour Beach FL) Springer Kenneth D. (St. Petersburg FL) Beaudet William R. (Melbourne FL) DiStefano Ralph D. (Palm Bay FL), Sculptured stripline interface conductor.
  75. Lee James C. K. (Los Altos CA) Amdahl Gene M. (Atherton CA) Beck Richard L. (Cupertino CA) Quinn Robert F. (Cupertino CA) Sochor Jerzy R. (San Jose CA), Semiconductor chip interface.
  76. Takayama, Yoshiki, Semiconductor device with side terminals.
  77. Sudo Toshio (Kawasaki JPX) Saito Kazutaka (Kawasaki JPX) Takubo Chiaki (Yokohama JPX), Semiconductor integrated circuit apparatus.
  78. Saitoh Yoshiharu,JPX, Semiconductor package and amplifier employing the same.
  79. Akram, Salman; Jacobson, John O., Semiconductor substract with substantially matched lines.
  80. Chall, Louis Edmund; Serson, John Bradley; Roberts, Philip Arnold; Hutchins, Cecil Eugene, Sleep mode initialization in a distributed computing system.
  81. Dozier ; II Thomas H. ; Khandros Igor Y., Solder preforms.
  82. Arne W. Ballantine ; Robert A. Groves ; Michael B. Rice ; Anthony K. Stamper, Spiral inductor semiconducting device with grounding strips and conducting vias.
  83. Leah M. Miller, Splitting and assigning power planes.
  84. Wilson, Stuart E.; Green, Ronald; Crisp, Richard Dewitt; Humpston, Giles, Stack microelectronic assemblies.
  85. Honer, Kenneth Allen; Park, Jae M., Stackable microelectronic device carriers, stacked device carriers and methods of making the same.
  86. Haba, Belgacem, Stacked microelectronic assemblies with central contacts.
  87. Pflughaupt, L. Elliott; Gibson, David; Kim, Young-Gon; Mitchell, Craig S., Stacked packages.
  88. Pflughaupt, L. Elliott; Gibson, David; Kim, Young-Gon; Mitchell, Craig S., Stacked packages.
  89. Pflughaupt, L. Elliott; Gibson, David; Kim, Young-Gon; Mitchell, Craig S.; Zohni, Wael; Mohammed, Ilyas, Stacked packages.
  90. Dutta Vivek B. (Cupertino CA) Demmin Jeffrey C. (Mt. View CA) DiOrio Mark L. (Cupertino CA) Ewanich Jon T. (Cupertino CA), Stadium-stepped package for an integrated circuit with air dielectric.
  91. Kertesz,Philippe; Ledain,Bernard; Caban Chastas,Daniel, Surface-mounted microwave package and corresponding mounting with a multilayer circuit.
  92. Chall, Louis Edmund; Serson, John Bradley; Roberts, Philip Arnold; Hutchins, Cecil Eugene, System clock distribution in a distributed computing environment.
  93. Chall, Louis Edmund; Serson, John Bradley; Roberts, Philip Arnold; Hutchins, Cecil Eugene, System clock distribution in a distributed computing environment.
  94. Chall, Louis Edmund; Serson, John Bradley; Roberts, Philip Arnold; Hutchins, Cecil Eugene, System clock distribution in a distributed computing environment.
  95. Chall, Louis Edumund; Serson, John Bradley; Roberts, Philip Arnold; Hutchins, Cecil Eugene, System clock distribution in a distributed computing environment.
  96. Brown Kenneth M. (North Andover MA) Hannemann Robert J. (Wellesley MA) Hansen Stephen P. (Amherst NH), Tape automated bonding semiconductor package.
  97. Hayden Warren (Redondo Beach CA) Uyemura David K. (Torrance CA) Burney Richard E. (Long Beach CA) Schreiber Christopher M. (Lake Elsinore CA) Linder Jacques F. (Palos Verdes CA), Three-dimensional integrated circuit stacking.
  98. Chou Tai-Yu (Pleasanton CA) Dandia Sanjay (San Jose CA), Wire bondable package design with maxium electrical performance and minimum number of layers.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로