$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

High speed parallel bus and data transfer method 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-015/16
출원번호 US-0555027 (1983-11-25)
발명자 / 주소
  • Tetrick Raymond S. (Portland OR) Beaston John (Hillsboro OR) Farrell Robert L. (Portland OR) Sarabi Alireza (Hillsboro OR) Balachandran Sudarshan (Aloha OR) Jacks
  • Jr. Edwin L. (Beaverton OR) Kassel
출원인 / 주소
  • Intel Corporation (Santa Clara CA 02)
인용정보 피인용 횟수 : 98  인용 특허 : 1

초록

A multiple bus system architecture and improved data transfer methods are disclosed for transferring data between a plurality of data processing resources. The bus structure of the present invention includes both a parallel and serial bus which interconnects data processing units and peripheral devi

대표청구항

A high speed parallel bus structure for transferring data between a plurality of data processing devices (“agents”), comprising: address data lines for transmitting address and data information between said agents; command lines for transmitting commands from a requesting agent to a replying agent,

이 특허에 인용된 특허 (1)

  1. Tokita, Yoshiaki; Okajima, Keisuke, Multi-processor data processing system.

이 특허를 인용한 특허 (98)

  1. Lomp, Gary R., Adaptive vector correlator for spread-spectrum communications.
  2. Gary R. Lomp, Adaptive vector correlator using weighting signals for spread-spectrum communications.
  3. Ozluturk, Faith M.; Lomp, Gary R.; Kowalski, John, Apparatus for adaptive reverse power control for spread-spectrum communications.
  4. Ozluturk,Fatih M.; Lomp,Gary R.; Kowalski,John, Apparatus for initial power control for spread-spectrum communications.
  5. Ashkin Peter B. (Los Gatos CA) Clark Michael (Glendale CA), Apparatus for transferring signals and data under the control of a host computer.
  6. Marie-Antoinette de Bonis-Hamelin FR; Zoltan Menyhart FR, Architecture for vital data management in a multi-module machine and process for implementing an architecture of this type.
  7. Lomp, Gary R.; Ozluturk, Faith M.; Kowalski, John, Automatic power control system for a code division multiple access (CDMA) communications system.
  8. Lomp,Gary; Ozluturk,Fatih; Kowalski,John, Automatic power control system for a code division multiple access (CDMA) communications system.
  9. Barlow George J. (Tewksbury MA), Bidirectional control signalling bus interface apparatus for transmitting signals between two bus systems.
  10. Maskas Barry (Marlboro MA) Lipcon Jesse (Harvard MA), Bus adapter unit for digital processing system.
  11. Ozluturk, Fatih M.; Lomp, Gary R., Centroid tracking for spread-spectrum communications.
  12. Ozluturk, Fatih M.; Jacques, Alexander M.; Lomp, Gary R.; Kowalski, John, Code division multiple access (CDMA) communication system.
  13. Wang, Hao; Kim, Nam Sung, Computer architecture having selectable, parallel and serial communication channels between processors and memory.
  14. Born Eng C., Computer communications system with tree architecture and communications method.
  15. Leung Yuen Yu ; Pierce Shaun D., Computer for encapsulating legacy data transport protocol for IEEE 1394 serial bus.
  16. Chu, William W. Y., Computer system including CPU or peripheral bridge directly connected to a low voltage differential signal channel that communicates serial bits of a peripheral component interconnect bus transaction in opposite directions.
  17. Chu, William W. Y., Computer system including CPU or peripheral bridge directly connected to a low voltage differential signal channel that communicates serial bits of a peripheral component interconnect bus transaction in opposite directions.
  18. Chu, William W. Y., Computer system including CPU or peripheral bridge directly connected to a low voltage differential signal channel that communicates serial bits of a peripheral component interconnect bus transaction in opposite directions.
  19. Farmwald,Michael; Horowitz,Mark, Controller device and method for operating same.
  20. Chu, William W. Y., Data security method and device for computer modules.
  21. Dalrymple Monte J. (Fremont CA) Smith Don (Los Gatos CA), Device for timing interrupt acknowledge cycles.
  22. Farmwald Michael ; Horowitz Mark, Dual clocked synchronous memory device having a delay time register and method of operating same.
  23. Saito Sayuri (Tokyo JPX) Yoshizawa Kazutoshi (Tokyo JPX) Kitada Yoshitaka (Tokyo JPX), Dual processors using busy signal for controlling transfer for predetermined length data when receiving processor is pro.
  24. Ohmacht, Martin; Sugavanam, Krishnan, Eager protocol on a cache pipeline dataflow.
  25. Lomp, Gary R.; Ozluturk, Faith, Efficient multipath centroid tracking circuit for a code division multiple access (CDMA) system.
  26. Ramanujan, Raj; Keller, James B.; Samaras, William A.; DeRosa, John; Stewart, Robert E., High speed bus system that incorporates uni-directional point-to-point buses.
  27. Ramanujan, Raj; Keller, James B.; Samaras, William A.; Derosa, John; Stewart, Robert E., High speed bus system that incorporates uni-directional point-to-point buses.
  28. Ozluturk,Fatih M.; Lomp,Gary R.; Kowalski,John, Initial power control for spread-spectrum communications.
  29. Farmwald Michael ; Horowitz Mark, Integrated circuit I/O using a high performance bus interface.
  30. Radulescu,Andrei; Goossens,Kees Gerard Willem, Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same.
  31. Farmwald, Michael; Horowitz, Mark, Integrated circuit device.
  32. Farmwald, Michael; Horowitz, Mark, Integrated circuit device having double data rate capability.
  33. Farmwald, Michael; Horowitz, Mark, Integrated circuit device which outputs data after a latency period transpires.
  34. Trottier Robert R. (Lowell MA) Slezak Robert J. (Hollis NH), Loosely-coupled computer system using global identifiers to identify mailboxes and volumes.
  35. Brian S. Hausauer ; Siamak Tavallaei, Lower address line prediction and substitution.
  36. Lomp,Gary R., Median weighted tracking for spread-spectrum communications.
  37. Litaize,Daniel; Salinier,Jean Claude; Mzoughi,Abdelaziz; Elkhlifi,Fatima Zahra; Lalam,Mustapha; Sainrat,Pascal, Memory controller for synchronous burst transfers.
  38. Michael Farmwald ; Mark Horowitz, Memory device having a plurality of programmable internal registers and a delay time register.
  39. Farmwald, Michael; Horowitz, Mark, Memory device having a programmable register.
  40. Farmwald, Michael; Horowitz, Mark, Memory device having a programmable register.
  41. Farmwald Michael ; Horowitz Mark, Memory device having a variable data output length.
  42. Michael Farmwald ; Mark Horowitz, Memory device having a variable data output length and a programmable register.
  43. Farmwald Michael ; Horowitz Mark, Memory device having write latency.
  44. Farmwald, Michael; Horowitz, Mark, Memory device which samples data after an amount of time transpires.
  45. Farmwald Michael ; Horowitz Mark, Memory module having memory devices containing internal device ID registers and method of initializing same.
  46. Farmwald,Michael; Horowitz,Mark, Memory module including an integrated circuit device.
  47. Farmwald Michael ; Horowitz Mark, Memory system having memory devices each including a programmable internal register.
  48. Farmwald Michael ; Horowitz Mark, Memory system including a plurality of memory devices and a transceiver device.
  49. Ozluturk, Fatih; Lomp, Gary R.; Kowalski, John, Method and apparatus for adaptive power control for spread-spectrum communications.
  50. Gajjar Kumar (San Jose CA) Shah Kaushik S. (Santa Clara CA) Trang Duc H. (San Jose CA), Method and apparatus for an enhanced computer system interface.
  51. Farmwald Michael ; Horowitz Mark, Method and apparatus for controlling a synchronous memory device.
  52. Barnhart Steven Russell ; Shah Amit Sumanlal ; Ward Kenneth Lundy, Method and apparatus for equalizing grants of a data bus to primary and secondary devices.
  53. Fremont Michael J. (Palo Alto CA), Method and apparatus for fault tolerant communication within a computing system.
  54. Ozluturk, Fatih; Lomp, Gary, Method and subscriber unit for performing power control.
  55. Ozluturk, Fatih M.; Lomp, Gary R.; Kowalski, John, Method for adaptive forward power control for spread-spectrum communications.
  56. Ozluturk, Faith M.; Lomp, Gary R.; Kowalski, John, Method for adaptive reverse power control for spread-spectrum communications.
  57. Kondo Nobukazu,JPX ; Kaneko Seiji,JPX ; Gemma Hideaki,JPX ; Okada Tetsuhiko,JPX ; Komori Kazuhiko,JPX ; Okazawa Koichi,JPX, Method for controlling a bus to progress transfer cycles without inserting a cycle for acknowledgement.
  58. Kondo Nobukazu,JPX ; Kaneko Seiji,JPX ; Gemma Hideaki,JPX ; Okada Tetsuhiko,JPX ; Komori Kazuhiko,JPX ; Okazawa Koichi,JPX, Method for controlling a bus to progress transfer cycles without inserting a cycle for acknowledgement.
  59. Kondo Nobukazu,JPX ; Kaneko Seiji,JPX ; Gemma Hideaki,JPX ; Okada Tetsuhiko,JPX ; Komori Kazuhiko,JPX ; Okazawa Koichi,JPX, Method for controlling a bus to progress transfer cycles without inserting a cycle for acknowledgment.
  60. Lin Chyuan-Shiun (Cupertino CA) Tesler Joel (Cupertino CA) Hwang Ching-Fa (Cupertino CA), Method for handling slot requests over a network.
  61. Ozluturk, Fatih M.; Lomp, Gary R.; Kowalski, John, Method for initial power control for spread-spectrum communications.
  62. Ashkin Peter B. (Los Gatos CA) Clark Michael (Glendale CA), Method for requesting service by a device which generates a service request signal successively until it is serviced.
  63. Ashkin Peter B. (Los Gatos CA) Clark Michael (Glendale CA), Method for selectively activating and deactivating devices having same first address and different extended addresses.
  64. Ashkin Peter B. (Gatos CA) Clark Michael (Glendale CA), Method for storing a second number as a command address of a first peripheral device and a third number as a command add.
  65. Bunton,William P., Method for training a communication link between ports to correct for errors.
  66. Farmwald Michael ; Horowitz Mark, Method of operating a memory device having a variable data input length.
  67. Farmwald Michael ; Horowitz Mark, Method of operating a memory device having a variable data output length and an identification register.
  68. Farmwald Michael ; Horowitz Mark, Method of operating a memory device having write latency.
  69. Farmwald Michael ; Horowitz Mark, Method of operating a memory having a variable data output length and a programmable register.
  70. Farmwald Michael ; Horowitz Mark, Method of operating a synchronous memory device.
  71. Farmwald Michael ; Horowitz Mark, Method of operating a synchronous memory device having a variable data output length.
  72. Farmwald Michael ; Horowitz Mark, Method of operation of a memory controller.
  73. Ayyar, Mani; Delano, Eric Richard; Schoinas, Ioannis Y.; Kumar, Akhilesh; Jayasimha, Doddaballapur; Vargas, Jose A., Method, system, and apparatus for dynamic reconfiguration of resources.
  74. Ayyar, Mani; Delano, Eric Richard; Schoinas, Ioannis Y.; Kumar, Akhilesh; Jayasimha, Doddaballapur; Vargas, Jose A., Method, system, and apparatus for dynamic reconfiguration of resources.
  75. Ayyar, Mani; Delano, Eric; Schoinas, Ioannis T.; Kumar, Akhilesh; Jayasimha, Jay; Vargas, Jose A., Method, system, and apparatus for dynamic reconfiguration of resources.
  76. Ayyar, Mani; Chennupaty, Srinivas; Kumar, Akhilesh; Jayasimha, Doddabaliapur Narasimha-Murthy; Nachimuthu, Murugasamy; Mannava, Phanindra K.; Schoinas, Ioannis T., Method, system, and apparatus for system level initialization by conveying capabilities and identifiers of components.
  77. Ahmed, Yasser, Round-robin bus protocol.
  78. Ahmed,Yasser, Round-robin bus protocol.
  79. Kagan, Michael; Gabbay, Freddy; Rabin, Eilan; Telem, Haggai, Software interface between a parallel bus and a packet network.
  80. Farmwald, Michael; Horowitz, Mark, Synchronous integrated circuit device.
  81. Farmwald, Michael; Horowitz, Mark, Synchronous integrated circuit device.
  82. Farmwald, Michael; Horowitz, Mark, Synchronous memory device.
  83. Farmwald, Michael; Horowitz, Mark, Synchronous memory device having automatic precharge.
  84. Farmwald, Michael; Horowitz, Mark, Synchronous memory device having automatic precharge.
  85. Regis, Robert T., System and method for arbitration of a plurality of processing modules.
  86. Robert T. Regis, System and method for arbitration of a plurality of processing modules.
  87. Leung Yuen Yu ; Pierce Shaun D., System and method for encapsulating legacy data transport protocols for IEEE 1394 serial bus.
  88. Leung Yuen Yu ; Pierce Shaun D., System and method for encapsulating legacy data transport protocols for IEEE 1394 serial bus.
  89. Leung Yuen Yu ; Pierce Shaun D., System and method for encapsulating legacy data transport protocols for IEEE 1394 serial bus.
  90. Chang, David Yu; Copeland, George Prentice; Goyal, Ambuj; Smith, Marc Gregory, System for allocating resources among agent processes.
  91. Marshall Peter G. (Grafton MA) Feldstein Robert (Grafton MA), System for controlling access to computer bus having address phase and data phase by prolonging the generation of reques.
  92. Sprague David L. (Trenton NJ) Harney Kevin (Brooklyn NY) Kowashi Eiichi (Lawrenceville NJ) Keith Michael (Holland PA) Simon Allen H. (Belle Meade NJ) Papadopoulos Gregory M. (Burlinton MA) Hays Walte, System for controlling arbitration using the memory request signal types generated by the plurality of datapaths having.
  93. Born Eng C. (Richardson TX), System for providing improved communication to data and computer communications network using parallel and serial commun.
  94. Nolan Michael P. (Elk Grove IL), System for scheduling serial message transmission on a bus which is adoptable for rescheduling prioritized messages usin.
  95. Ozluturk,Fatih M.; Lomp,Gary R., System for using rapid acquisition spreading codes for spread-spectrum communications.
  96. Farmwald Michael ; Horowitz Mark, System having a synchronous memory device.
  97. Michael Farmwald ; Mark Horowitz, System having double data transfer rate and intergrated circuit therefor.
  98. Lomp, Gary; Ozluturk, Fatih; Silverberg, Avi, Transferring voice and non-voice data.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로