$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Semiconductor device having a multilayer wiring structure using a polyimide resin 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-023/48
출원번호 US-0621086 (1984-06-15)
우선권정보 JP-0108558 (1983-06-18)
발명자 / 주소
  • Aoyama Masaharu (Fujisawa JPX) Abe Masahiro (Yokohama JPX) Ajima Takashi (Kamakura JPX) Yonezawa Toshio (Kitakyushu JPX)
출원인 / 주소
  • Kabushiki Kaisha Toshiba (JPX 03)
인용정보 피인용 횟수 : 129  인용 특허 : 2

초록

A semiconductor device having a multilayer wiring structure which comprises a semiconductor substrate, a first wiring layer deposited on said substrate, and a second wiring layer deposited on said first wiring layer with insulating layers disposed therebetween, wherein the insulating interlayer cons

대표청구항

A semiconductor device having a multilayer wiring structure which comprises a semiconductor substrate, a first wiring layer deposited on said substrate, and a second wiring layer deposited on said first wiring layer with an insulating interlayer disposed therebetween, wherein said insulating interla

이 특허에 인용된 특허 (2)

  1. Baise Arnold I. (Poughkeepsie NY) Wu Anthony W. (San Jose CA), Biphenylene end-capped quinoxaline polymers and their use as insulating coatings for semiconductor devices.
  2. DiMaria Donelli J. (Ossining NY) Kotecha Harish N. (Manassas VA), Two carrier dual injector apparatus.

이 특허를 인용한 특허 (129)

  1. Zhang Hongyong,JPX, Active matrix device utilizing light shielding means for thin film transistors.
  2. Yamazaki Shunpei,JPX ; Mase Akira,JPX ; Hiroki Masaaki,JPX ; Takemura Yasuhiko,JPX ; Zhang Hongyong,JPX ; Uochi Hideki,JPX, Active matrix display device.
  3. Shunpei Yamazaki JP; Akira Mase JP; Masaaki Hiroki JP; Yasuhiko Takemura JP; Hongyong Zhang JP; Hideki Uochi JP, Active matrix display device including a transistor.
  4. Yamazaki, Shunpei, Active matrix electro-luminescent display device with an organic leveling layer.
  5. Yamazaki, Shunpei, Active matrix electro-luminescent display with an organic leveling layer.
  6. Yamazaki,Shunpei, Active matrix electro-luminescent display with an organic leveling layer.
  7. Zhang, Hongyong, Active matrix type liquid crystal display device.
  8. Bacchetta Maurizio (Cologno Monzese ITX) Bacci Laura (Milan ITX) Zanotti Luca (Crema ITX), Adhesion between dielectric layers in an integrated circuit.
  9. Oliveri Carmelo (Castiglione di Silicia ITX) Patti Alfonso (Catania ITX) Fleres Sergio (Catania ITX), Bipolar power semiconductor device and process for its manufacture.
  10. Corisis,David J.; Brooks,Jerry M.; Schwab,Matt E.; Reynolds,Tracy V., Bond pad rerouting element and stacked semiconductor device assemblies including the rerouting element.
  11. Corisis, David J.; Brooks, Jerry M.; Schwab, Matt E.; Reynolds, Tracy V., Bond pad rerouting element, rerouted semiconductor devices including the rerouting element, and assemblies including the rerouted semiconductor devices.
  12. Corisis,David J.; Brooks,Jerry M.; Schwab,Matt E.; Reynolds,Tracy V., Bond pad rerouting element, rerouted semiconductor devices including the rerouting element, and assemblies including the rerouted semiconductor devices.
  13. French, Ian; Wu, Chi-Ming; Chang, Shu-Hao; Chiang, Ming-Sheng; Yan, Shu-Ping, Bonding structure.
  14. Lee, Jin-Yuan; Lin, Mou-Shiung; Huang, Ching-Cheng, Chip structure and process for forming the same.
  15. Lee, Jin-Yuan; Lin, Mou-Shiung; Huang, Ching-Cheng, Chip structure and process for forming the same.
  16. Lee,Jin Yuan; Lin,Mou Shiung; Huang,Ching Cheng, Chip structure and process for forming the same.
  17. Lin,Mou Shiung; Lee,Jin Yuan; Huang,Ching Cheng, Chip structure and process for forming the same.
  18. Lin,Mou Shiung; Lee,Jin Yuan; Huang,Ching Cheng, Chip structure and process for forming the same.
  19. Lin,Mou Shiung, Chip structure with redistribution traces.
  20. Fjelstad, Joseph, Compliant package with conductive elastomeric posts.
  21. Jianqiang Liu ; Ching-Yeu Wei ; Robert Forrest Kwasnick, Corrosion resistant imager.
  22. Yamazaki, Shunpei, Device including resin film.
  23. Yamazaki, Shunpei, Display device.
  24. Yamazaki, Shunpei; Osame, Mitsuaki, Display device and manufacturing method thereof.
  25. Yamazaki, Shunpei; Osame, Mitsuaki, Display device and manufacturing method thereof.
  26. Yamazaki, Shunpei; Osame, Mitsuaki, Display device and manufacturing method thereof.
  27. Yamazaki,Shunpei, Display device having underlying insulating film and insulating films.
  28. Hongyong Zhang JP, Electro-optical device.
  29. Hauser, Christian; Reiss, Martin, Electronic component with a semiconductor chip, and method of producing the electronic component.
  30. Haimerl, Alfred; Hedler, Harry; Pohl, Jens, Electronic component with flexible contacting pads and method for producing the electronic component.
  31. Haimerl,Alfred; Hedler,Harry; Pohl,Jens, Electronic component with flexible contacting pads and method for producing the electronic component.
  32. Agostinelli John A. (Rochester NY), Elimination of field-induced instabilities in electrooptic modulators.
  33. Shunpei Yamazaki JP; Hideomi Suzawa JP; Kunihiko Fukuchi JP, Fabrication method of a semiconductor device.
  34. Yamazaki,Shunpei; Suzawa,Hideomi; Fukuchi,Kunihiko, Fabrication method of a semiconductor device.
  35. Yamazaki,Shunpei; Suzawa,Hideomi; Fukuchi,Kunihiko, Fabrication method of a semiconductor device.
  36. Hayashi Jun,JPX ; Yamanaka Michiko,JPX, Fabrication process for a semiconductor device.
  37. Kwasnick, Robert F.; Swallow, Mary E., Forming organic light emitting device displays.
  38. Fjelstad, Joseph; Karavakis, Konstantine, Image forming apparatus with improved transfer efficiency.
  39. Schrenk Hartmut (Haar DEX), Integrated semiconductor circuit.
  40. Zommer Nathan, Isolated multi-chip devices.
  41. Lee, Chung J.; Wang, Hui; Foggiato, Giovanni Antonio, Low dielectric constant materials prepared from photon or plasma assisted chemical vapor deposition and transport polymerization of selected compounds.
  42. Joel Mitchell ; Fred Cumpian ; Gary Pfeffer, Method for forming a cavity capable of accessing deep fuse structures and device containing the same.
  43. Mitchell Joel ; Cumplan Fred ; Pfeffer Gary, Method for forming a cavity capable of accessing deep fuse structures and device containing the same.
  44. Kobayashi, Kenichi, Method of fabricating a thin-film transistor and wiring matrix device.
  45. Fujimura Takashi,JPX, Method of manufacturing a semiconductor device having a reflection reducing film.
  46. Hedler, Harry; Haimerl, Alfred, Method of producing an electronic component with flexible bonding.
  47. Corisis,David J.; Brooks,Jerry M.; Schwab,Matt E.; Reynolds,Tracy V., Methods for designing bond pad rerouting elements for use in stacked semiconductor device assemblies and for assembling semiconductor devices.
  48. Fjelstad, Joseph; Karavakis, Konstantine, Methods of making compliant semiconductor chip packages.
  49. Kovac,Zlata; Mitchell,Craig S.; DiStefano,Thomas H.; Smith,John W., Methods of making microelectronic assemblies including compliant interfaces.
  50. Fjelstad,Joseph, Methods of making microelectronic packages with conductive elastomeric posts.
  51. Haba, Belgacem, Microelectronic assemblies having compliancy.
  52. Oganesian, Vage; Gao, Guilian; Haba, Belgacem; Ovrutsky, David, Microelectronic assemblies having compliancy and methods therefor.
  53. Oganesian, Vage; Gao, Guilian; Haba, Belgacem; Ovrutsky, David, Microelectronic assemblies having compliancy and methods therefor.
  54. Oganesian, Vage; Gao, Guilian; Haba, Belgacem; Ovrutsky, David, Microelectronic assemblies having compliancy and methods therefor.
  55. Fjelstad, Joseph; Karavakis, Konstantine, Microelectronic assemblies having compliant layers.
  56. Fjelstad, Joseph; Karavakis, Konstantine, Microelectronic assemblies having compliant layers.
  57. Fjelstad,Joseph; Karavakis,Konstantine, Microelectronic assemblies having compliant layers.
  58. Fjelstad,Joseph; Karavakis,Konstantine, Microelectronic assemblies having compliant layers.
  59. Gilleo Kenneth B. ; Karavakis Konstantine, Microelectronic component mounting with deformable shell terminals.
  60. Gilleo Kenneth B. ; Karavakis Konstantine, Microelectronic component mounting with deformable shell terminals.
  61. Fjelstad, Joseph; Karavakis, Konstantine, Microelectronic package having a compliant layer with bumped protrusions.
  62. Deschler Marc M. (Hauset BEX) Heyen Meino (Aachen DEX), Monolithic integration of light emitting elements and driver electronics.
  63. Hirakawa Noboru (Tokyo JPX), Multi-level wiring structure of semiconductor device.
  64. Seshu B. Desu ; John J. Senkevich, Near-room temperature CVD synthesis of organic polymer/oxide dielectric nanocomposites.
  65. Seshu B. Desu ; John J. Senkevich, Oxide/organic polymer multilayer thin films deposited by chemical vapor deposition.
  66. Lin, Mou-Shiung, Post passivation interconnection schemes on top of the IC chips.
  67. Lin, Mou-Shiung; Chou, Chiu-Ming; Chou, Chien-Kang, Post passivation interconnection schemes on top of the IC chips.
  68. Lin, Mou-Shiung; Chou, Chiu-Ming; Chou, Chien-Kang, Post passivation interconnection schemes on top of the IC chips.
  69. Lin,Mou Shiung, Post passivation interconnection schemes on top of the IC chips.
  70. Lin,Mou Shiung; Chou,Chiu Ming; Chou,Chien Kang, Post passivation interconnection schemes on top of the IC chips.
  71. Lin,Mou Shiung; Chou,Chiu Ming; Chou,Chien Kang, Post passivation interconnection schemes on top of the IC chips.
  72. Lin,Mou Shiung; Chou,Chiu Ming; Chou,Chien Kang, Post passivation interconnection schemes on top of the IC chips.
  73. Lin,Mou Shiung; Lee,Jin Yuan, Post passivation method for semiconductor chip or wafer.
  74. Lin,Mou Shiung; Lee,Jin Yuan, Post passivation structure for semiconductor chip or wafer.
  75. Lee, Chung J.; Wang, Hui; Foggiato, Giovanni Antonio, Precursors for making low dielectric constant materials with improved thermal stability.
  76. Nanda Madan M. (Reston VA) Peterman Steven L. (Manassas VA) Stanasolovich David (Manassas VA), Process for defining vias through silicon nitride and polyimide.
  77. Bacchetta Maurizio,ITX ; Bacci Laura,ITX ; Zanotti Luca,ITX, Process for improving the interface union among dielectric materials in an integrated circuit manufacture.
  78. Fjelstad Joseph ; Karavakis Konstantine, Semiconductor chip package with fan-in leads.
  79. Yamazaki Shunpei,JPX, Semiconductor device.
  80. Yamazaki, Shunpei, Semiconductor device.
  81. Yamazaki,Shunpei, Semiconductor device.
  82. Yamazaki,Shunpei, Semiconductor device.
  83. Zhang, Hongyong, Semiconductor device and electronic device.
  84. Zhang,Hongyong, Semiconductor device and electronic device.
  85. Yamazaki Shunpei,JPX ; Suzawa Hideomi,JPX ; Teramoto Satoshi,JPX, Semiconductor device and its manufacturing method.
  86. Suzawa, Hideomi; Kusuyama, Yoshihiro, Semiconductor device and manufacturing method thereof.
  87. Suzawa, Hideomi; Kusuyama, Yoshihiro, Semiconductor device and manufacturing method thereof.
  88. Eimori Takahisa,JPX ; Kimura Hiroshi,JPX, Semiconductor device and manufacturing process thereof.
  89. Eimori, Takahisa; Kimura, Hiroshi, Semiconductor device and manufacturing process thereof.
  90. Zhang,Hongyong, Semiconductor device having a conductive layer with a light shielding part.
  91. Yamazaki, Shunpei; Suzawa, Hideomi; Teramoto, Satoshi, Semiconductor device having a reliable contact.
  92. Eimori Takahisa,JPX ; Kimura Hiroshi,JPX, Semiconductor device having self-aligned contacts.
  93. Murakami, Satoshi; Hayakawa, Masahiko; Yamazaki, Shunpei, Semiconductor element and display device using the same.
  94. Murakami, Satoshi; Hayakawa, Masahiko; Yamazaki, Shunpei, Semiconductor element and display device using the same.
  95. Murakami, Satoshi; Hayakawa, Masahiko; Yamazaki, Shunpei, Semiconductor element and display device using the same.
  96. Kobayashi Kenichi (Ebina JPX), Thin-film transistor and wiring matrix device and its forming method.
  97. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  98. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  99. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  100. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  101. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  102. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  103. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  104. Lin, Mou-Shiung; Lee, Jin-Yuan, Top layers of metal for high performance IC's.
  105. Lin, Mou-Shiung; Lee, Jin-Yuan, Top layers of metal for high performance IC's.
  106. Lin, Mou-Shiung; Lee, Jin-Yuan, Top layers of metal for high performance IC's.
  107. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  108. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  109. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  110. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  111. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  112. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  113. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  114. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  115. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  116. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  117. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  118. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  119. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  120. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  121. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  122. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  123. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  124. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  125. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  126. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  127. Lin, Mou-Shiung; Chou, Chiu-Ming; Chou, Chien-Kang, Top layers of metal for integrated circuits.
  128. Lin,Mou Shiung; Chou,Chiu Ming; Chou,Chien Kang, Top layers of metal for integrated circuits.
  129. Akram,Salman; Wood,Alan G., Wafer-level package and methods of fabricating.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로