$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Multilayer circuit board manufacturing 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • C23F-001/02
  • B44C-001/22
  • C03C-015/00
  • B29C-017/08
출원번호 US-0764497 (1985-08-12)
발명자 / 주소
  • Burgess Larry W. (Tigard OR)
출원인 / 주소
  • Interconnect Technology Inc. (Beaverton OR 02)
인용정보 피인용 횟수 : 216  인용 특허 : 3

초록

A circuit board is manufactured from a core layer having a conductor run layer overlying the core layer on one side thereof, and a continuous layer of dielectric material overlying the conductor run layer, by forming a continuous outer layer of conductive material over the layer of dielectric materi

대표청구항

A method of manufacturing a circuit board, comprising forming a conductor run layer on one face of a core layer, depositing a layer of dielectric material over the conductor run layer, depositing an outer layer of conductive material over the layer of dielectric material, locally removing material o

이 특허에 인용된 특허 (3)

  1. Varker Kenneth James (Binghamton NY), Method for forming a multilayer printed circuit board.
  2. Reed Douglas A. (Tigard OR), Multilayer circuit board construction and method.
  3. Bauer Charles E. (Cornelius OR) Bold William A. (Beaverton OR), Multilayer interconnect circuitry using photoimageable dielectric.

이 특허를 인용한 특허 (216)

  1. Shinji Matsuda JP, Altering method of circuit pattern of printed-circuit board.
  2. Matsuda, Shinji, Altering method of circuit pattern of printed-circuit board, cutting method of circuit pattern of printed-circuit board and printed-circuit board having altered circuit pattern.
  3. Lan James J. D. ; Chiang Steve S. ; Shepherd William H. ; Wu Paul Y. F., Antifuse interconnect between two conducting layers of a printed circuit board.
  4. Gary L. Corlett ; Edward T. Ferri, Jr. ; J. Tobin Geatz, Apparatus and process for separation and recovery of liquid and slurry abrasives used for polishing.
  5. Gary L. Corlett ; Edward T. Ferri, Jr. ; J. Tobin Geatz, Apparatus for separation and recovery of liquid and slurry abrasives used for polishing.
  6. Lan James J. D. ; Chiang Steve S. ; Wu Paul Y. F. ; Shepherd William H. ; Xie John Y. ; Jiang Hang, Ball grid array structure and method for packaging an integrated circuit chip.
  7. Kuo, Bob Shih-Wei, Blind via capture pad structure.
  8. Kuo, Bob Shih-Wei, Blind via capture pad structure fabrication method.
  9. Burgess Larry W., Blind via laser drilling system.
  10. Burgess, Larry W., Blind via laser drilling system.
  11. Huemoeller, Ronald Patrick; Rusli, Sukianto; Hiner, David Jon, Buildup dielectric and metallization process and semiconductor package.
  12. Huemoeller, Ronald Patrick; Rusli, Sukianto; Hiner, David Jon, Buildup dielectric layer having metallization pattern semiconductor package fabrication method.
  13. Huemoeller, Ronald Patrick; Rusli, Sukianto; Hiner, David Jon, Buildup dielectric layer having metallization pattern semiconductor package fabrication method.
  14. Hsu,Shih Ping; Chen,Shang Wei; Tang,Suo Hsia; Shih,Chao Wen, Circuit board with identifiable information and method for fabricating the same.
  15. Fleming, Robert; Graydon, Bhret; Vasquez, Daniel; Wu, Junjun; Razavi, Farhad, Circuit elements comprising ferroic materials.
  16. Huemoeller, Ronald Patrick; Rusli, Sukianto, Circuit-on-foil process for manufacturing a laminated semiconductor package substrate having embedded conductive patterns.
  17. Huemoeller,Ronald Patrick; Rusli,Sukianto, Circuit-on-foil process for manufacturing a laminated semiconductor package substrate having embedded conductive patterns.
  18. Japp,Robert; Markovich,Voya; Palomaki,Cheryl; Papathomas,Kostas; Thomas,David L., Circuitized substrate.
  19. Japp, Robert; Papathomas, Kostas, Circuitized substrate with dielectric layer having dielectric composition not including continuous or semi-continuous fibers.
  20. St. Amand, Roger D., Column and stacking balls package fabrication method and structure.
  21. Kosowsky, Lex; Graydon, Bhret; Fleming, Robert, Components having voltage switchable dielectric materials.
  22. Burgess,Larry W., Conveyorized blind microvia laser drilling system.
  23. Kosowsky, Lex, Current-carrying structures fabricated using voltage switchable dielectric materials.
  24. Kosowsky, Lex; Fleming, Robert, Device applications for voltage switchable dielectric material having high aspect ratio particles.
  25. Kosowsky, Lex; Fleming, Robert, Device applications for voltage switchable dielectric material having high aspect ratio particles.
  26. Nathan Richard J. ; Lan James J. D. ; Chiang Steve S. ; Wu Paul Y. F. ; Osann ; Jr. Robert, Device-under-test card for a burn-in board.
  27. Japp,Robert; Papathomas,Kostas, Dielectric composition for forming dielectric layer for use in circuitized substrates.
  28. Paul J. Fischer ; Robin E. Gorrell ; Mark F. Sylvester, Dimensionally stable core for use in high density chip packages and a method of fabricating same.
  29. Noda, Kota; Yamauchi, Tsutomu; Kawai, Satoru, Double-sided circuit board and manufacturing method thereof.
  30. Kosowsky, Lex; Fleming, Robert; Graydon, Bhret; Vasquez, Daniel, Electric discharge protection for surface mounted and embedded components.
  31. Shearer, Catherine; Matturri, Peter A; Holcomb, Kenneth C; Matthews, Michael C, Electrically conductive compositions comprising non-eutectic solder alloys.
  32. Darveaux, Robert Francis; Dunlap, Brett Arnold; Huemoeller, Ronald Patrick, Electronic component package fabrication method and structure.
  33. Darveaux, Robert Francis; Dunlap, Brett Arnold; Huemoeller, Ronald Patrick, Electronic component package fabrication method and structure.
  34. Kosowsky, Lex; Fleming, Robert, Electronic device for voltage switchable dielectric material having high aspect ratio particles.
  35. Huemoeller, Ronald Patrick; Rusli, Sukianto; Hiner, David Jon; Karim, Nozad Osman, Embedded metal features structure.
  36. Kosowsky, Lex; Fleming, Robert; Graydon, Bhret; Vasquez, Daniel, Embedded protection against spurious electrical events.
  37. Huemoeller, Ronald Patrick; Rusli, Sukianto; Hiner, David Jon, Encapsulated semiconductor package.
  38. Hiner, David Jon; Huemoeller, Ronald Patrick, Extended landing pad substrate package structure and method.
  39. Hiner, David Jon; Huemoeller, Ronald Patrick, Extended landing pad substrate package structure and method.
  40. Xu Chengzeng ; Yardley James T. ; Haas David ; Vallance Michael ; Gotro Jeffrey T. ; Petti Michael A., Fabrication of high density multilayer interconnect printed circuit boards.
  41. Bendix, Lendon L.; Turner, Derek A., Fabrication process for embedded passive components.
  42. Scanlan, Christopher M.; St. Amand, Roger D.; Kim, Jae Dong, Fan out build up substrate stackable package and method.
  43. Bolognia, David; Adlam, Ted; Kelly, Mike, Fingerprint sensor package and method.
  44. Darveaux, Robert Francis; Bancod, Ludovico E.; Mattei, Marnie Ann; Olson, Timothy Lee, Flex circuit package and method.
  45. Anderson David Allen ; Myers Carol Rita ; Saari Matthew John, Flexible multilayer printed circuit boards and methods of manufacture.
  46. Drake Jeremy John Edward,GB2 ; Hendriksen Michael Williem,GB2, Flip chip attachment.
  47. Kosowsky, Lex; Fleming, Robert, Formulations for voltage switchable dielectric material having a stepped voltage response and methods for making the same.
  48. Kosowsky, Lex; Fleming, Robert, Formulations for voltage switchable dielectric materials having a stepped voltage response and methods for making the same.
  49. Kosowsky, Lex; Fleming, Robert; Shi, Ning, Geometric and electric field considerations for including transient protective material in substrate devices.
  50. Kosowsky, Lex; Fleming, Robert, Geometric configuration or alignment of protective material in a gap structure for electrical devices.
  51. Japp,Robert; Markovich,Voya; Palomaki,Cheryl; Papathomas,Kostas; Thomas,David L., Information handling system including a circuitized substrate having a dielectric layer without continuous fibers.
  52. Murthy Ashok ; Komplin Steven Robert ; Cornell Robert Wilson ; Powers James Harold ; Gibson Bruce David, Ink jet printer nozzle plates with ink filtering projections.
  53. Hiner,David Jon; Huemoeller,Ronald Patrick; Rusli,Sukianto, Integrated circuit substrate having laser-exposed terminals.
  54. Lee, DongHoon; Kim, DoHyung; Park, JungSoo; Han, SeungChul; Kim, JooHyun; Hiner, David Jon; Huemoeller, Ronald Patrick; Kelly, Michael G., Interposer, manufacturing method thereof, semiconductor package using the same, and method for fabricating the semiconductor package.
  55. Stevenson, James M., Jetstack plate to plate alignment.
  56. Kuo, Bob Shih-Wei; Dunlap, Brett Arnold; Bolognia, David, Light emitting diode (LED) package and method.
  57. Kosowsky, Lex, Light-emitting device using voltage switchable dielectric material.
  58. Kosowsky, Lex; Fleming, Robert, Light-emitting diode device for voltage switchable dielectric material having high aspect ratio particles.
  59. Memis,Irving; Papathomas,Kostas I., Low moisture absorptive circuitized substrate, method of making same, electrical assembly utilizing same, and information handling system utilizing same.
  60. Akama Fumio (Ushiku JPX) Tanaka Yasuyuki (Tsuchiura JPX), Manufacturing method for double-sided wiring board.
  61. Iijima, Tomoo; Ohsawa, Masayuki, Manufacturing method for wiring circuit substrate.
  62. Tseng, Tzyy-Jang; Lee, Chang-Ming; Liu, Wen-Fang; Yu, Cheng-Po, Manufacturing method of circuit structure.
  63. Nakagawa, Wataru, Marking apparatus used in a process for producing multi-layered printed circuit board.
  64. Takenaka, Toshiaki; Kondo, Toshikazu; Kishimoto, Kunio; Nakamura, Shinji; Echigo, Fumio, Mask film having a non-parting portion.
  65. Takenaka,Toshiaki; Kondo,Toshikazu; Kishimoto,Kunio; Nakamura,Shinji; Echigo,Fumio, Mask film, its manufacturing method, and manufacturing method of circuit board using the same.
  66. Dunlap, Brett Arnold; Darveaux, Robert Francis, Mechanical tape separation package.
  67. Dunlap, Brett Arnold; Darveaux, Robert Francis, Mechanical tape separation package and method.
  68. Ooi, Kazuhiko; Yamazaki, Masaru; Watanabe, Yukiji; Yazawa, Takaaki, Metal core substrate and process for manufacturing same.
  69. Saitoh Toshiki,JPX ; Yonemura Naomi,JPX ; Miyakoshi Tomohiro,JPX ; Fukuda Makoto,JPX, Metal-base multilayer circuit substrate having a heat conductive adhesive layer.
  70. Toshiki Saitoh JP; Naomi Yonemura JP; Tomohiro Miyakoshi JP; Makoto Fukuda JP, Metal-base multilayer circuit substrate with heat conducting adhesive.
  71. Petefish William George, Method and apparatus for improving wireability in chip modules.
  72. Lan James J. D. ; Chiang Steve S. ; Shepherd William H. ; Wu Paul Y. F. ; Xie John Y., Method and structure to interconnect traces of two conductive layers in a printed circuit board.
  73. Rose Paul B. (Winter Park FL) Lamanna John L. (Winter Park FL), Method and system for fabricating a multilayer laminate for a printed wiring board, and a printed wiring board formed th.
  74. Kosowsky, Lex; Fleming, Robert, Method for electroplating a substrate.
  75. Wang, Te-Chun, Method for fabricating conductive blind via of circuit substrate.
  76. Hirano Yasuo,JPX ; Naitoh Yoshiyuki,JPX ; Yamashita Shigeaki,JPX, Method for forming electrically conductive layers on chip carrier substrates having through holes or via holes.
  77. Lantzer Thomas D. (Fuquay-Varina NC), Method for forming through holes in a polyimide substrate.
  78. Forehand Douglas W. ; Sauter Karl A., Method for improving the alignment of holes with other elements on a printed circuit board.
  79. Yutaka Tsukada JP; Shuhei Tsuchida JP, Method for making a printed circuit board.
  80. Glovatsky, Andrew Z.; Belke, Robert E.; Li, Delin; Goenka, Lakhi N.; Paruchuri, Mohan R.; Straub, Marc A.; McMillan, Richard K.; Raghava, Ram S.; Krautheim, Thomas B.; Howey, Michael A.; Jairazbhoy, , Method for making an electrical circuit board.
  81. Hiner,David Jon; Huemoeller,Ronald Patrick; Rusli,Sukianto, Method for making an integrated circuit substrate having embedded back-side access conductors and vias.
  82. Huemoeller,Ronald Patrick; Rusli,Sukitano, Method for making an integrated circuit substrate having embedded passive components.
  83. Hiner, David Jon; Huemoeller, Ronald Patrick; Rusli, Sukianto, Method for making an integrated circuit substrate having laminated laser-embedded circuit layers.
  84. Huemoeller,Ronald Patrick; Rusli,Sukianto, Method for making an integrated circuit substrate having laser-embedded conductive patterns.
  85. Uzoh, Cyprian Emeka; Arkalgud, Sitaram, Method for preparing low cost substrates.
  86. Nakamura, Kei; Tanigawa, Satoshi; Oota, Shinya, Method for producing multilayer wiring circuit board.
  87. Boudou Alain (Vert FRX) Bonnal Marie-Francoise (Fontenay Le Fleury FRX), Method for programmable laser connection of two superimposed conductors of the interconnect system of an integrated circ.
  88. Hanson David A., Method for reducing via inductance in an electronic assembly and article.
  89. Murthy Ashok ; Corley Richard Earl ; Jackson Tonya Harris ; Komplin Steven Robert ; Williams Gary Raymond, Method for singulating and attaching nozzle plates to printheads.
  90. Lan James J. D. ; Chiang Steve S. ; Wu Paul Y. F. ; Xie John Y., Method for supporting one or more electronic components.
  91. Noddin David B. ; Hutchins Donald G., Method for using fiducial schemes to increase nominal registration during manufacture of laminated circuit.
  92. Noddin David B., Method for using photoabsorptive coatings and consumable copper to control exit via redeposit as well as diameter variance.
  93. Kuczynski, Joseph; Splittstoesser, Kevin Albert; Tofil, Timothy Jerome; Vermilyea, Paul Alan, Method for via stub elimination.
  94. Ross, Benjamin B.; Jordan, Phillip L.; Strole, Jeffery A., Method of aligning features in a multi-layer electrical connective device.
  95. Benjamin B. Ross ; Phillip L. Jordan ; Jeffery A. Strole, Method of creating an electrical interconnect device bearing an array of electrical contact pads.
  96. Boggs David W. (Hillsboro OR), Method of fabricating a printed circuit board and the PCB produced.
  97. Rusli, Sukianto; Huemoeller, Ronald Patrick, Method of fabricating an embedded circuit pattern.
  98. Shaheen Joseph M. (La Habra CA) Simone John (Anaheim CA), Method of fabricating multi-layer board.
  99. Dunlap, Brett Arnold, Method of forming a plurality of electronic component packages.
  100. Kuczynski, Joseph; Splittstoesser, Kevin Albert; Tofil, Timothy Jerome; Vermilyea, Paul Alan, Method of forming a substrate having a plurality of insulator layers.
  101. Murthy Ashok ; Jackson Tonya Harris ; Komplin Steven Robert ; Williams Gary Raymond, Method of forming an ink jet printhead structure.
  102. Traskos Richard T. (Brooklyn CT) Fleischer Cathy A. (Canterbury CT) Barton Carlos L. (Brooklyn CT) Noddin David B. (Ledyard CT), Method of laser drilling fluoropolymer materials.
  103. Downes, Jr., Francis J.; Farquhar, Donald S.; Foster, Elizabeth; Japp, Robert M.; Jones, Gerald W.; Kresge, John S.; Sebesta, Robert D.; Stone, David B.; Wilcox, James R., Method of making a multi-layered interconnect structure.
  104. Williams K. Barry A. (Duxbury MA), Method of making a multilayer electrical coil.
  105. Japp,Robert; Markovich,Voya; Palomaki,Cheryl; Papathomas,Kostas; Thomas,David L., Method of making circuitized substrate.
  106. Larnerd,James M.; Lauffer,John M.; Markovich,Voya R.; Papathomas,Kostas I., Method of making multilayered printed circuit board with filled conductive holes.
  107. Alpaugh Warren Alan (Chenango Forks NY) Markovich Voya Rista (Endwell NY) Trivedi Ajit Kumar (Endicott NY) Zarr Richard Stuart (Apalachin NY), Method of making printed circuit board.
  108. Nelson Gregory H. (Gilbert AZ) Lebow Sanford (Westlake Village CA) Nogavich Eugene (Gilbert AZ), Method of manufacture interconnect device.
  109. Bujatti Marina (Palo Alto CA) Sechi Franco N. (Palo Alto CA), Method of manufacturing a microwave intergrated circuit substrate including metal lined via holes.
  110. Casson Keith L. ; Myers Carol ; Gilleo Kenneth B. ; Suilmann Deanna ; Mahagnoul Edward ; Tibesar Marion, Method of manufacturing a multilayer electronic circuit.
  111. Shin, Hee-Bum; Moon, Jeong-Ho; Eom, Jae-Hyun; Mok, Jee-Soo, Method of manufacturing a printed circuit board.
  112. Takada, Masaru; Tsukada, Kiyotaka; Kobayashi, Hiroyuki; Minoura, Hisashi; Ukai, Yoshikazu; Kondo, Mitsuhiro, Method of manufacturing a printed wiring board having a previously formed opening hole in an innerlayer conductor circuit.
  113. Hiner,David Jon; Huemoeller,Ronald Patrick; Rusli,Sukianto, Method of manufacturing a semiconductor package.
  114. Nishii,Toshihiro, Method of manufacturing circuit forming board to improve adhesion of a circuit to the circuit forming board.
  115. Noda, Kota; Yamauchi, Tsutomu; Kawai, Satoru, Method of manufacturing double-sided circuit board.
  116. Yamaoka Toshihide (Akishima JPX), Method of manufacturing ion current recording head.
  117. Sekiguchi, Yasuhiro; Usui, Takamasa, Method of manufacturing liquid transporting apparatus.
  118. Hiramatsu, Yasuji; Asai, Motoo; Hirose, Naohiro; Kariya, Takashi, Method of manufacturing multilayer printed wiring board.
  119. Nakai, Toru; Akai, Sho, Method of manufacturing multilayer printed wiring board.
  120. Nakai, Toru; Akai, Sho, Method of manufacturing multilayer printed wiring board.
  121. Oh, Chang Gun; Park, Ho Sik; Bae, Tae Kyun, Method of manufacturing printed circuit board.
  122. Noddin David B., Method of sequential laser processing to efficiently manufacture modules requiring large volumetric density material rem.
  123. Nicholls, Louis W.; St. Amand, Roger D.; Kim, Jin Seong; Jung, Woon Kab; Yang, Sung Jin; Darveaux, Robert F., Methods and structures for increasing the allowable die size in TMV packages.
  124. Kosowsky, Lex, Methods for fabricating current-carrying structures using voltage switchable dielectric materials.
  125. Kosowsky,Lex, Methods for fabricating current-carrying structures using voltage switchable dielectric materials.
  126. Iijima, Tomoo; Ohsawa, Masayuki, Methods of making microelectronic assemblies.
  127. Holcomb, Ken, Methods to produce high density, multilayer printed wiring boards from parallel-fabricated circuits and filled vias.
  128. Dreiza, Mahmoud; Ballantine, Andrew; Shumway, Russell Scott, Molded cavity substrate MEMS package fabrication method and structure.
  129. Koyanagi, Tatsunori, Multi-layer double-sided wiring board and method of fabricating the same.
  130. Lee, Kyu-Won; Kim, Won-Jae; Kim, Yong-Il, Multi-layer printed circuit board having via holes formed from both sides thereof.
  131. Hiramatsu,Yasuji; Asai,Motoo; Hirose,Naohiro; Kariya,Takashi, Multi-layer printed wiring board including an alignment mark as an index for a position of via holes.
  132. Saccocio Sean M., Multi-layer printed-wiring boards with inner power and ground layers.
  133. Huemoeller, Ronald Patrick; Hiner, David Jon; Lie, Russ, Multi-level circuit substrate fabrication method.
  134. Parthasarathi Arvind (North Branford CT), Multi-metal layer interconnect tape for tape automated bonding.
  135. Lan James J. D. ; Chiang Steve S. ; Wu Paul Y. F. ; Xie John Y., Multilayer board having insulating isolation rings.
  136. Lake Harold (Sharon MA) Grandmont Paul E. (Franklin MA), Multilayer circuit board fabrication process.
  137. Casson Keith L. (Northfield MN) Myers Carol (Faribault MN) Gilleo Kenneth B. (W. Kingston RI) Suilmann Deanna (Bloomer WI) Mahagnoul Edward (Faribault MN) Tibesar Marion (Northfield MN), Multilayer electronic circuit having a conductive adhesive.
  138. Nakamura, Kei; Tanigawa, Satoshi; Yamazaki, Hiroshi; Hasegawa, Mineyoshi, Multilayer flexible wiring circuit board and its manufacturing method.
  139. Namgung Chung, Multilayer printed circuit board laminated with unreinforced resin.
  140. Juskey ; Jr. Frank J. (Coral Springs FL) Miles Barry M. (Plantation FL) Suppelsa Anthony B. (Coral Springs FL), Pad grid array for receiving a solder bumped chip carrier.
  141. Tiffin Paula K. (Garland TX), Plasma etching of blind vias in printed wiring board dielectric.
  142. McKiel ; Jr. Frank (Dallas TX) Garms David (Richardson TX), Plated-through hole plugs for eliminating solder seepage.
  143. Ozeki, Masahiro; Shindoh, Motoshi; Ryu, Hiroyuki, Printed circuit board having a pair of grooves extending the entire length.
  144. Su, Xinhong; Dudnikov, Jr., George; Shi, Shuhan, Printed circuit boards and methods for manufacturing same.
  145. Takada, Masaru; Tsukada, Kiyotaka; Kobayashi, Hiroyuki; Minoura, Hisashi; Ukai, Yoshikazu; Kondo, Mitsuhiro, Printed wiring board having throughole and annular lands.
  146. Watanabe, Nagahisa, Printed wiring board having via and method of manufacturing the same.
  147. Hiramatsu,Yasuji; Asai,Motoo; Hirose,Naohiro; Kariya,Takashi, Process for producing a multi-layer printed wiring board.
  148. Deroux-Dauphin Patrice (Saint Egreve FRX) Sibuet Henri (Saint Egreve FRX) Dupeux Thierry (Saint Martin d\Heres FRX), Process for producing electrical connections through a substrate.
  149. Hiramatsu, Yasuji; Asai, Motoo; Hirose, Naohiro; Kariya, Takashi, Process for producing multi-layer printed wiring board.
  150. Pasternak, Eliezer; Cahill, Sean; Hom, Bance, Process of manufacturing high frequency device packages.
  151. Nathan Richard J. ; Lan James J. D. ; Chiang Steve S., Programmable/reprogrammable printed circuit board using fuse and/or antifuse as interconnect.
  152. Lan James J. D. ; Chiang Steve S. ; Shepherd William H. ; Wu Paul Y. F., Programmable/reprogrammable structure using fuses and antifuses.
  153. Honer,Kenneth Allen, Rigid flex interconnect via.
  154. Kim, Do Hyung; Kang, Dae Byoung; Han, Seung Chul, Semiconductor device.
  155. Kim, Jin Seong; Park, Dong Joo; Kim, Kwang Ho; Ahn, Ye Sul, Semiconductor device and fabricating method thereof.
  156. Kim, Sang Won; Jung, Boo Yang; Kim, Sung Kyu; Yoo, Min; Lee, Seung Jae, Semiconductor device and fabricating method thereof.
  157. Clark, David; Zwenger, Curtis, Semiconductor device and manufacturing method thereof.
  158. Paek, Jong Sik; Do, Won Chul; Park, Doo Hyun; Park, Eun Ho; Oh, Sung Jae, Semiconductor device and manufacturing method thereof.
  159. Paek, Jong Sik; Do, Won Chul; Park, Doo Hyun; Park, Eun Ho; Oh, Sung Jae, Semiconductor device and manufacturing method thereof.
  160. Ryu, Ji Yeon; Kim, Byong Jin; Shim, Jae Beum, Semiconductor device and manufacturing method thereof.
  161. Kim, Jin Seong; Park, Dong Joo; Kim, Kwang Ho; Yoo, Hee Yeoul; Jeong, Jeong Wung, Semiconductor device having overlapped via apertures.
  162. Kim, Jin Seong; Park, Dong Joo; Kim, Kwang Ho; Yoo, Hee Yeoul; Jeong, Jeong Wung, Semiconductor device having overlapped via apertures.
  163. Kim, Jin Seong; Park, Dong Joo; Kim, Kwang Ho; Yoo, Hee Yeoul; Jeong, Jeong Wung, Semiconductor device having overlapped via apertures.
  164. Kosowsky, Lex, Semiconductor devices including voltage switchable materials for over-voltage protection.
  165. Kelly, Michael; Hiner, David; Huemoeller, Ronald; St. Amand, Roger, Semiconductor package and fabricating method thereof.
  166. Kelly, Michael; Hiner, David; Huemoeller, Ronald; St. Amand, Roger, Semiconductor package and fabricating method thereof.
  167. Kelly, Michael; Hiner, David; Huemoeller, Ronald; St. Amand, Roger, Semiconductor package and fabricating method thereof.
  168. Huemoeller,Ronald Patrick; Hiner,David Jon; Rusli,Sukianto, Semiconductor package and substrate having multi-level vias.
  169. Huemoeller,Ronald Patrick; Hiner,David Jon; Rusli,Sukianto, Semiconductor package and substrate having multi-level vias fabrication method.
  170. Scanlan, Christopher Marc; Huemoeller, Ronald Patrick, Semiconductor package including a top-surface metal layer for implementing circuit features.
  171. Scanlan, Christopher Marc; Huemoeller, Ronald Patrick, Semiconductor package including a top-surface metal layer for implementing circuit features.
  172. Scanlan, Christopher Marc; Huemoeller, Ronald Patrick, Semiconductor package including a top-surface metal layer for implementing circuit features.
  173. Hiner, David Jon; Huemoeller, Ronald Patrick; Rusli, Sukianto, Semiconductor package including top-surface terminals for mounting another semiconductor package.
  174. Hiner, David Jon; Huemoeller, Ronald Patrick; Rusli, Sukianto, Semiconductor package including top-surface terminals for mounting another semiconductor package.
  175. Hiner, David Jon; Huemoeller, Ronald Patrick; Rusli, Sukianto, Semiconductor package including top-surface terminals for mounting another semiconductor package.
  176. Huemoeller,Ronald Patrick; Hiner,David Jon; Rusli,Sukianto; Sheridan,Richard, Semiconductor package substrate fabrication method.
  177. Shearer, Catherine; Matthews, Michael C; Matturi, Peter A; Barber, Eunsook; Weaver, Richard, Semiconductor packaging containing sintering die-attach material.
  178. Nishida, Makoto; Nakamura, Shinichi, Semiconductor packaging part and method producing the same.
  179. Hsu, Chi-Hsing; Chang, Wen-Yuan, Semiconductor packaging substrate and method of producing the same.
  180. Darveaux, Robert Francis; St. Amand, Roger D.; Perelman, Vladimir, Stackable package and method.
  181. Darveaux, Robert Francis; St. Amand, Roger D.; Perelman, Vladimir, Stackable package and method.
  182. Bancod, Ludovico E.; Kim, Jin Seong; Wachtler, Kurt Peter, Stackable plasma cleaned via package and method.
  183. Yoshida, Akito; Dreiza, Mahmoud; Zwenger, Curtis Michael, Stackable protruding via package and method.
  184. Darveaux, Robert Francis; Bancod, Ludovico; Yoshida, Akito, Stackable treated via package and method.
  185. Yoshida, Akito; Dreiza, Mahmoud, Stackable variable height via package and method.
  186. Yoshida, Akito; Dreiza, Mahmoud, Stackable variable height via package and method.
  187. Yoshida, Akito; Dreiza, Mahmoud; Zwenger, Curtis Michael, Stackable via package and method.
  188. Yoshida, Akito; Dreiza, Mahmoud; Zwenger, Curtis Michael, Stackable via package and method.
  189. Yoshida, Akito; Dreiza, Mahmoud; Zwenger, Curtis Michael, Stackable via package and method.
  190. Yoshida, Akito; Dreiza, Mahmoud; Zwenger, Curtis Michael, Stackable via package and method.
  191. Yoshida, Akito; Dreiza, Mahmoud; Zwenger, Curtis Michael, Stackable via package and method.
  192. Yoshida, Akito; Dreiza, Mahmoud; Zwenger, Curtis Michael, Stackable via package and method.
  193. Kuo, Bob Shih-Wei; Dunlap, Brett Arnold; Troche, Jr., Louis B.; Syed, Ahmer; Shumway, Russell, Stacked and staggered die MEMS package and method.
  194. Longo, Joseph Marco; Scanlan, Christopher M., Stacked redistribution layer (RDL) die assembly package.
  195. Longo, Joseph Marco; Scanlan, Christopher M., Stacked redistribution layer (RDL) die assembly package.
  196. Scanlan, Christopher M., Stacked redistribution layer (RDL) die assembly package.
  197. Scanlan, Christopher M., Stacked redistribution layer (RDL) die assembly package.
  198. Huemoeller, Ronald Patrick; Rusli, Sukianto, Straight conductor blind via capture pad structure and fabrication method.
  199. Kosowsky, Lex; Fleming, Robert; Graydon, Bhret, Substrate device or package using embedded layer of voltage switchable dielectric material in a vertical switching configuration.
  200. Huemoeller, Ronald Patrick; Rusli, Sukianto; Hiner, David Jon, Substrate having stiffener fabrication method.
  201. Fleming, Robert; Kosowsky, Lex; Shang, Shurui; Graydon, Bhret; Chen, Xiaofeng; Irvin, Glen, Substrates having voltage switchable dielectric materials.
  202. Kosowsky, Lex; Graydon, Bhret; Moustafaev, Djabbar; Shang, Shurui; Fleming, Robert, Substrates having voltage switchable dielectric materials.
  203. Shang, Shurui; Fleming, Robert, Substrates having voltage switchable dielectric materials.
  204. Kosowsky, Lex; Fleming, Robert, System and method for including protective voltage switchable dielectric material in the design or simulation of substrate devices.
  205. Turnbull Andrew A. (Reigate GB2), Thermal-image sensing devices and their manufacture.
  206. Tung, I-Chung; Hsieh, Han-Kun; Hsu, Shih-Ping, Thin core substrate for fabricating a build-up circuit board.
  207. Dunlap, Brett Arnold; Copia, Alexander William, Thin stackable package and method.
  208. St. Amand, Roger D., Underfill contacting stacking balls package fabrication method and structure.
  209. Shepherd William H. ; Chiang Steve S. ; Xie John Y., Use of conductive particles in a nonconductive body as an integrated circuit antifuse.
  210. Gallagher Catherine A. ; Matijasevic Goran S. ; Gandhi Pradeep ; Capote M. Albert, Vertically interconnected electronic assemblies and compositions useful therefor.
  211. Kosowsky, Lex; Fleming, Robert; Wu, Junjun; Saraf, Pragnya; Ranganathan, Thangamani, Voltage switchable dielectric material containing conductive core shelled particles.
  212. Kosowsky, Lex; Fleming, Robert; Wu, Junjun; Saraf, Pragnya; Ranganathan, Thangamani, Voltage switchable dielectric material containing conductor-on-conductor core shelled particles.
  213. Kosowsky, Lex; Fleming, Robert, Voltage switchable dielectric material having bonded particle constituents.
  214. Jung, Boo Yang; Paek, Jong Sik; Lee, Choon Heung; Park, In Bae; Kim, Sang Won; Kim, Sung Kyu; Lee, Sang Gyu, Wafer level fan out semiconductor device and manufacturing method thereof.
  215. George D. Gregoire, Wiring board constructions and methods of making same.
  216. Tani, Motoaki; Hayashi, Nobuyuki; Abe, Tomoyuki; Takahashi, Yasuhito; Saeki, Yoshiyasu, Wiring board with core layer containing inorganic filler.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로