$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Electronic network for collective decision based on large number of connections between signals

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-015/46
출원번호 US-0693479 (1985-01-22)
발명자 / 주소
  • Hopfield John J. (Pasadena CA)
출원인 / 주소
  • Bell Telephone Laboratories, Incorporated (Murray Hill NJ 02) California Institute of Technology (Pasadena CA 02)
인용정보 피인용 횟수 : 83  인용 특허 : 5

초록

Amplifiers, optionally having complementary (positive and negative) outputs, are connected to a matrix of input and output conductors (where the output conductors are each a pair for the case of complementary amplifier outputs). Each connection is implemented with a resistors Rij=Rji connecting the

대표청구항

A network of nonlinear devices having continuous input-output relations for parallel processing of input signals, having useful collective decisional properties to which all of the input signals make a contribution to some degree in the range from 0 to 100%, comprising a matrix of N input and N outp

이 특허에 인용된 특허 (5)

  1. Armstrong William Ward (Montreal CA), Adaptive boolean logic element.
  2. Cooper Leon N. (Providence RI) Elbaum Charles (Providence RI), Information processing system.
  3. Cooper Leon N. (Providence RI) Elbaum Charles (Providence RI), Information processing system using threshold passive modification.
  4. Cooper Leon N. (Providence RI) Elbaum Charles (Providence RI) Reilly Douglas L. (Providence RI), Self organizing general pattern class separator and identifier.
  5. Gabriel Edwin Z. (318-B South St. Eatontown NJ 07724), Self-organizing controllers.

이 특허를 인용한 특허 (83)

  1. Wood Laurence F. (Medway MA), Accelerating learning in neural networks.
  2. Fiske, Michael Stephen, Active element machine computation.
  3. Fiske, Michael Stephen, Active element machine computation.
  4. Hoffberg, Steven M.; Hoffberg-Borghesani, Linda I., Adaptive pattern recognition based controller apparatus and method and human-interface therefore.
  5. Holler Mark A. (Palo Alto CA) Tam Simon M. (Redwood City CA) Castro Hernan A. (Shingle Springs CA), Adaptive synapse cell providing both excitatory and inhibitory connections in an associative network.
  6. Wood Laurence F. (Medway MA), Adjusting neural networks.
  7. Hoffberg, Steven M.; Hoffberg-Borghesani, Linda I., Alarm system controller and a method for controlling an alarm system.
  8. Anastassiou Dimitris (New York NY), Analog to digital conversion using correlated quantization and collective optimization.
  9. Meyers, Ronald Everett; Deacon, Keith Scott; Cauwenberghs, Gert, Apparatus and method for using analog circuits to embody non-lipschitz mathematics and properties using attractor and repulsion modes.
  10. Aparicio ; IV Manuel ; Huang Yen-Min, Artificial neural networks including Boolean-complete compartments.
  11. Adkins, Steve, Artificial neuron.
  12. Aparicio, IV, Manuel; Fleming, James S.; Ariely, Dan, Artificial neurons including power series of weights and counts that represent prior and next association.
  13. Cabana,David R.; Aparicio, IV,Manuel; Fleming,James S., Artificial neurons including weights that define maximal projections.
  14. Van Den Heuvel Raymond C. (18618 Celtic St. Northridge CA 91326), Associative and organic memory circuits and methods.
  15. Lemen, Michael J.; Fleming, James S.; Aparicio, IV, Manuel, Associative matrix methods, systems and computer program products using bit plane representations of selected segments.
  16. Takatori Sunao (Tokyo JPX) Kumagai Ryohei (Tokyo JPX) Yamamoto Makoto (Tokyo JPX), Associative pattern conversion system and adaptation method thereof.
  17. Engeler William E. (Scotia NY), Capacitive structures for weighted summation as used in neural nets.
  18. Morita Toyohisa (Kawasaki JPX) Kato Makoto (Yokohama JPX) Miyaoka Shinichiro (Kawasaki JPX), Combination problem solving method and apparatus.
  19. Spencer Edward G. (Berkeley Heights NJ), Computing apparatus comprising a programmable resistor.
  20. Takatori Sunao (Tokyo JPX) Kumagai Ryohei (Tokyo JPX) Matsumoto Koji (Tokyo JPX) Yamamoto Makoto (Tokyo JPX), Data processing system.
  21. Provence John D. (Mesquite TX), Digital adaptive receiver employing maximum-likelihood sequence estimation with neural networks.
  22. Lan Ming-Shong (Thousand Oaks CA), Discrete-time optimal control by neural network.
  23. Aparicio, IV, Manuel; Cabana, David R., Distance-based spatial representation and prediction systems, methods and computer program products for associative memories.
  24. Castro Hernan A. (Shingle Springs CA), EXCLUSIVE-OR cell for neural network and the like.
  25. Fiske,Michael Stephen, Effector machine computation.
  26. Marrocco ; III Matthew L. (Santa Ana CA), Electrically settable resistance device.
  27. Park Chin S. (Sunnyvale CA) Castro Herman A. (Shingle Springs CA), Exclusive-or cell for pattern matching employing floating gate devices.
  28. Wood Laurence F. (Medway MA), Fast neural network training.
  29. Baum Eric B. (Pasadena CA) Moody John E. (New Haven CT) Wilczek Frank A. (Cambridge MA), Feed forward neural network for unary associative memory.
  30. Castro Hernan A. (Shingle Springs CA) Holler Mark A. (Palo Alto CA), Four quadrant synapse cell employing single column summing line.
  31. Moopenn Alexander W. (Pasadena CA) Thakoor Anilkumar P. (Pasadena CA) Lambe John J. (Redmond WA), Hybrid analog-digital associative neural network.
  32. Hoffberg, Steven M.; Hoffberg-Borghesani, Linda I., Internet appliance system and method.
  33. Hoffberg, Steven M.; Hoffberg-Borghesani, Linda I., Internet appliance system and method.
  34. Pham, Christopher H., Linear associative memory-based hardware architecture for fault tolerant ASIC/FPGA work-around.
  35. Altes Richard A. (La Jolla CA), Maximum a posteriori decoder for digital communications.
  36. Peckerar Martin C. (Silver Spring MD) Marrian Christie R. K. (Marbury MD), Maximum entropy deconvolver circuit based on neural net principles.
  37. Barquero Garro, Pablo F.; Golcher, Ricardo A.; Liebinger, Franz F.; Nunez, Meller J. P., Media-defined optical logic circuitry design.
  38. Reed Adam V. (Manalapan NJ), Method and apparatus for automatically selecting system commands for display.
  39. Martinez Tony R. ; Moncur R. Brian ; Shepherd D. Lynn ; Parr Randall J. ; Wilson D. Randall ; Hansen Carl Hal, Method and apparatus for signal classification using a multilayer network.
  40. Suzuoka ; Takashi (Yokohama JPX), Method of processing information in artificial neural networks.
  41. Hoffberg, Steven M; Hoffberg-Borghesani, Linda I, Mobile system, a method of operating mobile system and a non-transitory computer readable medium for a programmable control of a mobile system.
  42. Liu Gang (Detroit MI) Huang Hanchi (Sterling Heights MI) Siy Pepe (Dearborn Heights MI) Polis Michael P. (Grosse Pointe Park MI), N-bit A/D converter utilizing N comparators.
  43. Fleming,James S.; McGiverin,Brian J.; Aparicio, IV,Manuel, Network of networks of associative memory networks.
  44. Fleming, James S.; McGiverin, Brian J.; Aparicio, IV, Manuel, Network of networks of associative memory networks for knowledge management.
  45. Wang Shay-Ping Thomas, Neural network and method of using same.
  46. Wang Shay-Ping Thomas, Neural network and method of using same.
  47. Park Chin S. (Sunnyvale CA), Neural network employing leveled summing scheme with blocked array.
  48. Robert W. Veltri ; Kaveh Ashenayi ; Ying Hu ; Gerard J. O'Dowd, Neural network for cell image analysis for identification of abnormal cells.
  49. Hartstein Allan M. (Chappaqua NY) Koch Roger H. (Amawalk NY), Neural network having an associative memory that learns by example.
  50. Weideman William E. (Arlington TX), Neural network image processing system.
  51. Jeong Ho-sun (Taegu KRX), Neural network implementation of a binary adder.
  52. Wood Laurence F. (Medway MA), Neural network training tool.
  53. Lish Charles A. (Yorktown Heights NY), Neural network with dynamic refresh capability.
  54. Wood Laurence F. (Medway MA), Neural networks learning method.
  55. Caulfield H. John (Huntsville AL) Hester Charles F. (Huntsville AL) Kinser Jason M. (Huntsville AL) Shamir Joseph (Huntsville AL), Neural processor with holographic optical paths and nonlinear operating means.
  56. Hammerstrom Daniel W. (Aloha OR) Bailey James L. (Hillsboro OR), Neural-model computational system with multi-directionally overlapping broadcast regions.
  57. Hammerstrom Daniel W. (19973 SW. Oak Ct. Aloha OR 97007), Neural-model, computational architecture employing broadcast hierarchy and hypergrid, point-to-point communication.
  58. Aparicio, IV, Manuel, Nonlinear associative memories using linear arrays of associative memory cells, and methods of operating same.
  59. Hopfield John J. (Pasadena CA) Tank David W. (Summit NJ), Optimization network for the decomposition of signals.
  60. Hoppensteadt, Frank C.; Izhikevich, Eugene, Oscillatary neurocomputers with dynamic connectivity.
  61. Agranat Aharon J. (Pasadena CA) Neugebauer Charles F. (Pasadena CA) Yariv Amnon (San Marino CA), Parallel optoelectronic neural network processors.
  62. Moody Taryn S. (Eatontown NJ), Path learning feature for an automated telemarketing system.
  63. Grossberg Stephen (Newton Highlands MA) Cohen Michael (Brookline MA), Pattern learning and recognition apparatus in a computer system.
  64. Thakoor Anilkumar P. (Pasadena CA) Moopenn Alexander W. (Pasadena CA) Lambe John J. (Redmond WA), Porous floating gate vertical mosfet device with programmable analog memory.
  65. Childress, Jr.,Ronald L., Predictive header pressure control.
  66. Jackson James H. (Cary NC) Lee Ming-Chih (Cary NC) LaForest Mark R. (Waltham MA) Fiorentino Richard D. (Carlisle MA), Process cell for an N-dimensional processor array having a single input element with 2N data inputs, memory, and full fu.
  67. Salam Fathi M. A. (Okemos MI), Programmable neural circuit implementable in CMOS very large scale integration.
  68. Fiske, Michael Stephen, Register and active element machines: commands, programs, simulators and translators.
  69. Holler Mark A. (Palo Alto CA), Sample and hold circuit for temporal associations in a neural network.
  70. Holler Mark A. (Palo Alto CA) Tam Simon M. (Redwood City CA) Benson Ronald G. (Pasadena CA) Castro Hernan A. (Shingle Springs CA), Semiconductor cell for neural network employing a four-quadrant multiplier.
  71. Mashiko Koichiro (Hyogo JPX), Semiconductor neural network and method of driving the same.
  72. Tapang Carlos C. (Portland OR), Sleep refreshed memory for neural network.
  73. Conwell Peter R. (Salt Lake City UT), Special purpose neurocomputer system for solving optimization problems.
  74. Wood Laurence F. (Medway MA) Grimaldi Michael J. (Medway MA) Peterson Eric D. (Arlington MA), Speeding learning in neural networks.
  75. Tomlinson ; Jr. Max S. (San Diego CA), Spike transmission for neural networks.
  76. Farhat Nabil (Philadelphia PA), Super resolution.
  77. Tsividis Yannis (601 W. 113th St. #11-F New York NY 10025), Switched networks.
  78. Tam Simon M. (Redwood City CA) Holler Mark A. (Palo Alto CA) Castro Hernan A. (Shingle Springs CA), Synapse cell employing dual gate transistor structure.
  79. Thakoor Anilkumar P. (Pasadena CA) Lambe John (Altadena CA) Moopen Alexander (Pasadena CA), Thin film memory matrix using amorphous and high resistive layers.
  80. Wood Laurence F. (Medway MA), Trainable neural network.
  81. Wood Laurence F. (Medway MA), Training neural networks.
  82. Jourjine Alexander N. (P.O. Box 425 Cambridge MA 02142), Variable capacity transmission medium.
  83. Engeler William E. (Scotia NY), Weighted summation circuits having different-weight ranks of capacitive structures.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트