$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Electronic matrix arrays and method for making the same 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-023/52
  • H01L-045/00
출원번호 US-0558216 (1983-12-05)
발명자 / 주소
  • Johnson Robert R. (Franklin MI)
출원인 / 주소
  • Energy Conversion Devices, Inc. (Troy MI 02)
인용정보 피인용 횟수 : 172  인용 특허 : 6

초록

A method of making an electronic matrix array atop a non-conductive surface is disclosed. The method includes forming a first set of address lines on the non-conductive surface, depositing continuous layers of semiconductor materials atop the non-conductive surface and the first set of address lines

대표청구항

A method of forming an electronic matrix array atop a non-conductive surface formed of a non-conductive material comprising: forming a first set of parallel, spaced apart address lines on the non-conductive surface, the address lines being electrically isolated from one another; depositing a plurali

이 특허에 인용된 특허 (6)

  1. Kumurdjian Pierre (Saint Cheron FRX), Method for constructing devices with a storage action and having amorphous semiconductors.
  2. Pankove Jacques I. (Princeton NJ), Method for fabricating adjacent conducting and insulating regions in a film by laser irradiation.
  3. Johnson, Robert R., Method for making, parallel preprogramming or field programming of electronic matrix arrays.
  4. Kuwano Yukinori (Takatsuki JPX) Imai Terutoyo (Hirakata JPX) Umetani Masakazu (Nagoya JPX), Photovoltaic device and method of manufacturing thereof.
  5. Tsunemitsu Hideo (Tokyo JA), Semiconductor device.
  6. Tsujide Tohru (Tokyo JPX), Semiconductor memory device having stacked polycrystalline silicon layers.

이 특허를 인용한 특허 (172)

  1. Bulovic, Vladimir; Mandell, Aaron; Perlman, Andrew, Addressable and electrically reversible memory switch.
  2. Kurjanowicz, Wlodek, Anti-fuse memory cell.
  3. Kurjanowicz, Wlodek; Smith, Steven, Anti-fuse memory cell.
  4. Kurjanowicz, Wlodek; Smith, Steven, Anti-fuse memory cell.
  5. Gonzalez, Fernando; Turi, Raymond A., Array of ultra-small pores for memory cells.
  6. Reinberg Alan R., Chalcogenide memory cell with a plurality of chalcogenide electrodes.
  7. Peng,Jack Zezhong; Liu,Zhongshang; Fong,David; Ye,Fei, Combination field programmable gate array allowing dynamic reprogrammability.
  8. Peng, Jack Zezhong; Liu, Zhongshan; Ye, Fei; Fliesler, Michael David, Combination field programmable gate array allowing dynamic reprogrammability and non-votatile programmability based upon transistor gate oxide breakdown.
  9. Harshfield, Steven T., Contact structure in a memory device.
  10. Harshfield, Steven T., Contact structure in a memory device.
  11. Scheuerlein, Roy E., Cross point non-volatile memory cell.
  12. Lee, Thomas H., Dense arrays and charge storage devices.
  13. Lee, Thomas H., Dense arrays and charge storage devices.
  14. Lee, Thomas H.; Subramanian, Vivek; Cleeves, James M.; Johnson, Mark G.; Farmwald, Paul Michael; Kouznetzov, Igor G., Dense arrays and charge storage devices.
  15. Lee, Thomas H.; Subramanian, Vivek; Cleeves, James M.; Kouznetsov, Igor G.; Johnson, Mark G.; Farmwald, Paul Michael, Dense arrays and charge storage devices.
  16. Lee, Thomas H.; Subramanian, Vivek; Cleeves, James M.; Kouznetsov, Igor G.; Johnson, Mark G.; Farmwald, Paul Michael, Dense arrays and charge storage devices.
  17. Lee, Thomas H.; Subramanian, Vivek; Cleeves, James M.; Kouznetzov, Igor G.; Johnson, Mark G.; Farmwald, Paul Michael, Dense arrays and charge storage devices.
  18. Lee,Thomas H.; Subramanian,Vivek; Cleeves,James M.; Walker,Andrew J.; Petti,Christopher; Kouznetzov,Igor G.; Johnson,Mark G.; Farmwald,Paul M.; Herner,Brad, Dense arrays and charge storage devices.
  19. Schrenk Hartmut (Haar DEX), EEPROM with protective circuit.
  20. Reisinger Hans,DEX ; Franosch Martin,DEX ; Schafer Herbert,DEX ; Stengl Reinhard,DEX ; Lehmann Volker,DEX ; Lange Gerrit,DEX ; Wendt Hermann,DEX, Electrically programmable non-volatile memory cell configuration.
  21. Inganas Olle Werner,SEX ; Pede Danilo,ITX ; Granstrom Magnus,SEX ; Leistad Geirr Ivarsson,NOX, Electrode means, comprising polymer materials, with or without functional elements and an electrode device formed of said means.
  22. Zhang, Yanli; Makala, Raghuveer S.; Alsmeier, Johann, Enhanced channel mobility three-dimensional memory structure and method of making thereof.
  23. Gonzalez Fernando ; Turi Raymond A. ; Wolstenholme Graham R. ; Ingalls Charles L., Fabrication of three dimensional container diode for use with multi-state material in a non-volatile memory cell.
  24. Gonzalez, Fernando; Turi, Raymond A.; Wolstenholme, Graham R.; Ingalls, Charles L., Fabrication of three dimensional container diode for use with multi-state material in a non-volatile memory cell.
  25. Wang,Man; Zain,Suhail, Fast processing path using field programmable gate array logic units.
  26. Wang, Man, Field programmable gate array.
  27. Wang, Man, Field programmable gate array.
  28. Wang,Man, Field programmable gate array.
  29. Schlacter,Guy, Field programmable gate array logic unit and its cluster.
  30. Schlacter,Guy, Field programmable gate arrays using both volatile and nonvolatile memory cell properties and their control.
  31. Jackson, Warren B.; Taussig, Carl Philip; Perlov, Craig, Flexible hybrid memory element.
  32. Mandell, Aaron; Perlman, Andrew, Floating gate memory device using composite molecular material.
  33. Patel, Kedar; Ilkbahar, Alper; Scheuerlein, Roy; Walker, Andrew J., High density 3D rail stack arrays.
  34. Patel, Kedar; Ilkbahar, Alper; Scheuerlein, Roy; Walker, Andrew J., High density 3d rail stack arrays and method of making.
  35. Peng, Jack Zezhong; Fong, David, High density semiconductor memory cell and memory array using a single transistor.
  36. Peng, Jack Zezhong; Fong, David, High density semiconductor memory cell and memory array using a single transistor.
  37. Peng,Jack Zezhong, High density semiconductor memory cell and memory array using a single transistor and having counter-doped poly and buried diffusion wordline.
  38. Peng, Jack Zezhong; Fliesler, Michael David, High density semiconductor memory cell and memory array using a single transistor and having variable gate oxide breakdown.
  39. Peng, Jack Zezhong, High density semiconductor memory cell and memory array using a single transistor having a buried N+ connection.
  40. Johnson, Mark G.; Lee, Thomas H.; Cleeves, James M., Integrated circuit incorporating decoders disposed beneath memory arrays.
  41. Johnson,Mark G.; Lee,Thomas H.; Cleeves,James M., Integrated circuit incorporating three-dimensional memory array with dual opposing decoder arrangement.
  42. Zahorik Russell C., Integrated circuit memory cell having a small active area and method of forming same.
  43. Zahorik Russell C., Integrated circuit memory cell having a small active area and method of forming same.
  44. Zahorik, Russell C., Integrated circuit memory cell having a small active area and method of forming same.
  45. Scheuerlein, Roy E.; Tringali, J. James; Lysaght, Colm P.; Ilkbahar, Alper; Moore, Christopher S.; Friedman, David R., Integrated systems using vertically-stacked three-dimensional memory cells.
  46. Scott David M. (Wilmington DE), Interconnect structure having electrical conduction paths formable therein.
  47. Johnson, Mark G.; Lee, Thomas H.; Subramanian, Vivek; Farmwald, P. Michael; Knall, N. Johan, Low cost three-dimensional memory array.
  48. Manning Monte, MOS diode for use in a non-volatile memory cell.
  49. Manning Monte, MOS diode for use in a non-volatile memory cell background.
  50. Harshfield Steven T., Memory array having a multi-state element and method for forming such array or cellis thereof.
  51. Harshfield Steven T., Memory array having a multi-state element and method for forming such array or cells thereof.
  52. Reinberg Alan R., Memory cell having a reduced active area and a memory array incorporating the same.
  53. Reinberg Alan R., Memory cell having a reduced active area and a memory array incorporating the same.
  54. Reinberg Alan R., Memory cell having a reduced active area and a memory array incorporating the same.
  55. Wolstenholme Graham R. ; Gonzalez Fernando ; Zahorik Russell C., Memory cell incorporating a chalcogenide element.
  56. Krieger, Juri H.; Yudanov, Nikolai, Memory device.
  57. Krieger, Juri H.; Yudanov, Nikolai, Memory device.
  58. Krieger, Juri H.; Yudanov, Nikolai, Memory device.
  59. Krieger, Juri H.; Yudanoy, Nikolai, Memory device.
  60. Johnson,Mark G., Memory device and method for simultaneously programming and/or reading memory cells on different levels.
  61. Krieger, Juri H.; Yudanov, N. F., Memory device with a self-assembled polymer film and method of making the same.
  62. Krieger, Juri H.; Yudanov, Nikolai, Memory device with active and passive layers.
  63. Krieger, Juri H.; Yudanov, Nikolai, Memory device with active passive layers.
  64. Harshfield, Steven T., Memory devices having contact features.
  65. Harshfield,Steven T., Memory elements.
  66. Harshfield, Steven T., Memory elements and methods for making same.
  67. Harshfield, Steven T., Memory elements and methods for making same.
  68. Harshfield, Steven T., Method and apparatus for forming an integrated circuit electrode having a reduced contact area.
  69. Harshfield, Steven T., Method and apparatus for forming an integrated circuit electrode having a reduced contact area.
  70. Harshfield, Steven T., Method and apparatus for forming an integrated circuit electrode having a reduced contact area.
  71. Harshfield,Steven T., Method and apparatus for forming an integrated circuit electrode having a reduced contact area.
  72. Farnworth, Warren M., Method and apparatus processing variable resistance memory cell write operation.
  73. Moore, Christopher S.; Bosch, Derek J.; Steere, Daniel C.; Tringali, J. James, Method for deleting stored digital data from write-once memory device.
  74. Moore,Christopher S.; Bosch,Derek J.; Steere,Daniel C.; Tringali,J. James, Method for deleting stored digital data from write-once memory device.
  75. Fernando N. M. Gonzalez ; Raymond A. Turi, Method for fabricating an array of ultra-small pores for chalcogenide memory cells.
  76. Gonzalez Fernando ; Turi Raymond A., Method for fabricating an array of ultra-small pores for chalcogenide memory cells.
  77. Gonzalez Fernando N. M. ; Turi Raymond A., Method for fabricating an array of ultra-small pores for chalcogenide memory cells.
  78. Gonzalez, Fernando N. M. I.; Turi, Raymond A., Method for fabricating an array of ultra-small pores for chalcogenide memory cells.
  79. Gonzalez, Fernando N. M.; Turi, Raymond A., Method for fabricating an array of ultra-small pores for chalcogenide memory cells.
  80. Whitten Ralph G. ; Bechtel Richard L. ; Thomas Mammen ; Chua Hua-Thye ; Chan Andrew K. ; Birkner John M., Method for fabrication of programmable interconnect structure.
  81. Gonzalez, Fernando; Sandhu, Gurtej S.; Violette, Mike P., Method for forming conductors in semiconductor devices.
  82. Gonzalez, Fernando; Sandhu, Gurtej S.; Violette, Mike P., Method for forming conductors in semiconductor devices.
  83. Gonzalez, Fernando; Sandhu, Gurtej S.; Violette, Mike P., Method for forming conductors in semiconductor devices.
  84. Gonzalez,Fernando; Sandhu,Gurtej S.; Violette,Mike P., Method for forming conductors in semiconductor devices.
  85. Zahorik, Russell C., Method of fabricating a conductive path in a semiconductor device.
  86. Zahorik,Russell C., Method of fabricating a conductive path in a semiconductor device.
  87. Fernando Gonzalez ; Gurtej S. Sandhu ; Mike P. Violette, Method of fabricating a memory device.
  88. Zahorik, Russell C., Method of fabricating a small electrode for chalcogenide memory cells.
  89. Zahorik, Russell C., Method of fabricating phase change memory cell.
  90. Harshfield, Steven T., Method of forming a contact structure in a semiconductor device.
  91. Steven T. Harshfield, Method of forming a contact structure in a semiconductor device.
  92. Gurtej S. Sandhu, Method of forming a polysilicon diode and devices incorporating such diode.
  93. Sandhu Gurtej S., Method of forming a polysilicon diode and devices incorporating such diode.
  94. Harshfield Steven T., Method of making an integrated circuit electrode having a reduced contact area.
  95. Zahorik Russell C. ; Reinberg Alan R., Method of making chalcogenide memory device.
  96. Wolstenholme Graham R. ; Gonzalez Fernando ; Zahorik Russell C., Method of making memory cell incorporating a chalcogenide element.
  97. Peng, Jack Zezhong; Luan, Harry Shengwen; Wang, Jianguo; Liu, Zhongshan; Fong, David; Ye, Fei, Method of testing the thin oxide of a semiconductor memory cell that uses breakdown voltage.
  98. Wang,Jianguo; Fong,David; Peng,Jack Zezhong; Ye,Fei; Fliesler,Michael David, Methods and circuits for programming of a semiconductor memory cell and memory array using a breakdown phenomenon in an ultra-thin dielectric.
  99. Wang,Jianguo; Fong,David; Peng,Jack Zezhong; Ye,Fei; Fliesler,Michael David, Methods and circuits for testing programmability of a semiconductor memory cell and memory array using a breakdown phenomenon in an ultra-thin dielectric.
  100. Tringali, J. James; Farmwald, P. Michael; Lee, Thomas H.; Johnson, Mark G.; Bosch, Derek J., Modular memory device.
  101. Tringali, J. James; Farmwald, P. Michael; Lee, Thomas H.; Johnson, Mark G.; Bosch, Derek J., Modular memory device.
  102. Krieger, Juri H.; Yudanov, Nikolay F., Molecular memory cell.
  103. Krieger,Juri H; Yudanov,Nicolay F, Molecular memory cell.
  104. Bulovic, Vladimir; Mandell, Aaron; Perlman, Andrew, Molecular memory device.
  105. Lee, Thomas H.; Subramanian, Vivek; Cleeves, James M.; Walker, Andrew J.; Petti, Christopher J.; Kouznetzov, Igor G.; Johnson, Mark G.; Farmwald, Paul Michael; Herner, Brad, Monolithic three dimensional array of charge storage devices containing a planarized surface.
  106. Cleeves, James M.; Subramanian, Vivek, Multigate semiconductor device with vertical channel current and method of fabrication.
  107. Cleeves, James M.; Subramanian, Vivek, Multigate semiconductor device with vertical channel current and method of fabrication.
  108. Walker, Andrew J.; Johnson, Mark G.; Knall, N. Johan; Kouznetsov, Igor G.; Petti, Christopher J., Nonvolatile memory on SOI and compound semiconductor substrates and method of fabrication.
  109. Kingsborough,Richard P.; Sokolik,Igor, Organic thin film Zener diodes.
  110. Zahorik, Russell C., Phase change memory cell and devices containing same.
  111. Yamazaki Shunpei (Tokyo JPX) Mase Akira (Atsugi JPX) Hamatani Toshiji (Atsugi JPX), Photoelectric conversion device with a high response speed.
  112. Johnson, Mark G.; Lee, Thomas H.; Subramanian, Vivek; Farmwald, Paul Michael; Cleeves, James M., Pillar-shaped nonvolatile memory and method of fabrication.
  113. Bunt, Patricia S.; Ellis-Monaghan, John J., Programmable element with selectively conductive dopant and method for programming same.
  114. Fong, David; Ye, Fei; Peng, Jack Zezhong, Programming methods and circuits for semiconductor memory cell and memory array using a breakdown phenomena in an ultra-thin dielectric.
  115. Lee,Thomas H.; Walker,Andrew J.; Petti,Christopher J.; Kouznetzov,Igor G., Rail stack array of charge storage devices and method of making same.
  116. Tagge,Christopher D.; Wilson, Jr.,Robert B.; Oh,Seajin; Hirschon,Albert S., Reaction calorimeter and differential scanning calorimeter for the high-throughput synthesis, screening and characterization of combinatorial libraries.
  117. Gudesen Hans Gude,NOX ; Nordal Per-Erik,NOX ; Leistad Geirr I.,NOX, Read-only memory and read-only memory devices.
  118. Russell C. Zahorik ; Alan R. Reinberg, Reduced mask chalcogenide memory.
  119. Kurjanowicz, Wlodek, Reverse optical proximity correction method.
  120. Bulovic, Vladimir; Mandell, Aaron; Perlman, Andrew, Reversible field-programmable electric interconnects.
  121. Bulovic,Vladimir; Mandell,Aaron; Perlman,Andrew, Reversible field-programmable electric interconnects.
  122. Peng, Jack Zezhong, Semiconductor memory cell and memory array using a breakdown phenomena in an ultra-thin dielectric.
  123. Peng, Jack Zezhong, Semiconductor memory cell and memory array using a breakdown phenomena in an ultra-thin dielectric.
  124. Peng, Jack Zezhong, Semiconductor memory cell and memory array using a breakdown phenomena in an ultra-thin dielectric.
  125. Shioyama Kazutomo,JPX ; Takata Hidekazu,JPX, Semiconductor memory device and method for producing the same.
  126. Herner, S. Brad, Silicide-silicon oxide-semiconductor antifuse device and method of making.
  127. Herner, S. Brad, Silicide-silicon oxide-semiconductor antifuse device and method of making.
  128. Herner,S. Brad, Silicide-silicon oxide-semiconductor antifuse device and method of making.
  129. Johnson, Mark G.; Knall, N. Johan; Herner, S. Brad, Silicon nitride antifuse for use in diode-antifuse memory arrays.
  130. Reinberg Alan R. ; Zahorik Russell C., Small electrode for a chalcogenide switching device and method for fabricating same.
  131. Reinberg,Alan R.; Zahorik, legal representative,Renee; Zahorik,Russell C., Small electrode for a chalcogenide switching device and method for fabricating same.
  132. Zahorik, Russell C., Small electrode for chalcogenide memories.
  133. Zahorik, Russell C., Small electrode for phase change memories.
  134. Zahorik,Russell C., Small electrode for phase change memories.
  135. Wolstenholme Graham R. ; Harshfield Steven T. ; Turi Raymond A. ; Gonzalez Fernando ; Blalock Guy T. ; Park Donwon, Small pores defined by a disposable internal spacer for use in chalcogenide memories.
  136. Peng, Jack Zezhong, Smart card having memory using a breakdown phenomena in an ultra-thin dielectric.
  137. Kurjanowicz, Wlodek, Split-channel antifuse array architecture.
  138. Walker, Andrew J.; Petti, Christopher, TFT mask ROM and method for making same.
  139. Walker, Andrew J.; Petti, Christopher, TFT mask ROM and method for making same.
  140. Walker,Andrew J.; Petti,Christopher, TFT mask ROM and method for making same.
  141. Taussig, Carl; Elder, Richard, Techniques for addressing cross-point diode memory arrays.
  142. Thakoor Anilkumar P. (Pasadena CA) Lambe John (Altadena CA) Moopen Alexander (Pasadena CA), Thin film memory matrix using amorphous and high resistive layers.
  143. Walker, Andrew J., Thin film transistors with vertically offset drain regions.
  144. Pachamuthu, Jayavel; Rabkin, Peter; Xia, Jilin; Petti, Christopher, Three dimensional memory device containing aluminum source contact via structure and method of making thereof.
  145. Lee, Thomas H.; Subramanian, Vivek; Cleeves, James M.; Johnson, Mark G.; Farmwald, Paul M.; Kouznetsov, Igor G., Three terminal nonvolatile memory device with vertical gated diode.
  146. Fernando Gonzalez ; Raymond A. Turi ; Graham R. Wolstenholme ; Charles L. Ingalls, Three-dimensional container diode for use with multi-state material in a non-volatile memory cell.
  147. Gonzalez Fernando ; Turi Raymond A. ; Wolstenholme Graham R. ; Ingalls Charles L., Three-dimensional container diode for use with multi-state material in a non-volatile memory cell.
  148. Gonzalez Fernando ; Turi Raymond A. ; Wolstenholme Graham R. ; Ingalls Charles L., Three-dimensional container diode for use with multi-state material in a non-volatile memory cell.
  149. Friedman, David R.; Tringali, J. James; Scheuerlein, Roy E.; Schneider, James E.; Moore, Christopher S.; Steere, Daniel C., Three-dimensional memory cache system.
  150. Scheuerlein, Roy E.; Harari, Eliyahou, Three-dimensional memory structures having shared pillar memory cells.
  151. Scheuerlein, Roy E; Harari, Eliyahou, Three-dimensional memory structures having shared pillar memory cells.
  152. Johnson, Mark G.; Lee, Thomas H.; Subramanian, Vivek; Farmwald, Paul Michael; Cleeves, James M., Three-dimensional nonvolatile memory and method of fabrication.
  153. Johnson, Mark G., Three-dimensional, mask-programmed read only memory.
  154. Kouznetsov, Igor G.; Walker, Andrew J., Two mask floating gate EEPROM and method of making.
  155. Kouznetsov, Igor G.; Walker, Andrew J., Two mask floating gate EEPROM and method of making.
  156. Cleeves,James M.; Subramanian,Vivek, Vertically stacked field programmable nonvolatile memory and method of fabrication.
  157. Johnson, Mark G.; Lee, Thomas H.; Subramanian, Vivek; Farmwald, Paul Michael, Vertically stacked field programmable nonvolatile memory and method of fabrication.
  158. Johnson, Mark G.; Lee, Thomas H.; Subramanian, Vivek; Farmwald, Paul Michael; Cleeves, James M., Vertically stacked field programmable nonvolatile memory and method of fabrication.
  159. Johnson, Mark G.; Lee, Thomas H.; Subramanian, Vivek; Farmwald, Paul Michael; Cleeves, James M., Vertically stacked field programmable nonvolatile memory and method of fabrication.
  160. Mark G. Johnson ; Thomas H. Lee ; Vivek Subramanian ; P. Michael Farmwald ; James M. Cleeves, Vertically stacked field programmable nonvolatile memory and method of fabrication.
  161. Mark G. Johnson ; Thomas H. Lee ; Vivek Subramanian ; Paul Michael Farmwald ; James M. Cleeves, Vertically stacked field programmable nonvolatile memory and method of fabrication.
  162. Subramanian, Vivek; Cleeves, James M., Vertically stacked field programmable nonvolatile memory and method of fabrication.
  163. Subramanian,Vivek; Cleeves,James M., Vertically stacked field programmable nonvolatile memory and method of fabrication.
  164. Subramanian,Vivek; Cleeves,James M., Vertically stacked field programmable nonvolatile memory and method of fabrication.
  165. Subramanian,Vivek; Cleeves,James M., Vertically stacked field programmable nonvolatile memory and method of fabrication.
  166. Johnson, Mark G., Vertically-stacked, field-programmable, nonvolatile memory and method of fabrication.
  167. Johnson, Mark G., Vertically-stacked, field-programmable, nonvolatile memory and method of fabrication.
  168. Gonzalez Fernando, Very high-density DRAM cell structure and method for fabricating it.
  169. Tang, Yu-Po; Chang, Shih-Ming; Hsieh, Ken-Hsien; Liu, Ru-Gun, Via-free interconnect structure with self-aligned metal line interconnections.
  170. Tagge, Christopher D.; Wilson, Jr., Robert B.; Oh, Seajin; Hirschon, Albert S; Ploeger, Dale W., Viscosity and mass sensor for the high-throughput synthesis, screening and characterization of combinatorial libraries.
  171. Derek J. Bosch ; Christopher S. Moore ; Daniel C. Steere ; J. James Tringali, Write-once memory array controller, system, and method.
  172. Reinberg, Alan R.; Renee Zahorik; Zahorik, Russell C., X-point memory cell.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로