Interface circuit arrangement for transferring data from a master processor to a slave processor
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06F-015/16
G06F-011/16
G06F-012/00
출원번호
US-0458252
(1983-01-17)
우선권정보
IT-0019173 (1982-01-19)
발명자
/ 주소
Campanini Giorgio (Bareggio ITX)
출원인 / 주소
Italtel Societa Italiana Telecomunicazioni SpA (Milan ITX 03)
인용정보
피인용 횟수 :
76인용 특허 :
12
초록▼
Two identical processors of a communication system, operating in master-slave relationship, each have a mass memory, a working memory, a CPU and an interface interlinked by an internal bus, the two interfaces being interconnected by an interprocessor bus serving for the exchange of data therebetween
Two identical processors of a communication system, operating in master-slave relationship, each have a mass memory, a working memory, a CPU and an interface interlinked by an internal bus, the two interfaces being interconnected by an interprocessor bus serving for the exchange of data therebetween. When the mass memory of the slave process or needs updating, data words to be transferred from the mass memory of the master processor are fed via the interprocessor bus and a buffer store of the slave processor to the working memory thereof from which they are subsequently delivered to the associated mass memory while the CPU of the master processor performs other operations. A block of data words thus transferred is preceded by a header, emitted by the master CPU, which sets a word counter in the associated interface whose progressive decrementation determines the end of the transfer operation. Outgoing words are supplemented in the master interface with redundancy bits enabling correction of possible errors upon their arrival at the slave interface.
대표청구항▼
In a data-handling system with first and second processors which are substantially identical with said first processor operated in a master function referred to as a master processor, said second processor operated in a slave function referred to as a slave processor, said second processor being an
In a data-handling system with first and second processors which are substantially identical with said first processor operated in a master function referred to as a master processor, said second processor operated in a slave function referred to as a slave processor, said second processor being an active standby ready to replace said first processor as said master processor upon cessation of operation of said first processor, whereupon said first processor becomes said slave processor, each processor including a mass memory, a working memory each of said memories contain data words and a CPU linked with said memories by an internal bus enabling a transfer of such data words between said memories and an exchange of such data words with external units, the combination therewith of a first interface of said master processor and herein referred to as said master interface and a second interface of said slave processor, herein referred to as said slave interface, communicating with each other through a bidirectional interprocessor bus, each of said interfaces comprising: input/output means connected to said internal bus; register means connected to said input/output means for storing, when said register means is corresponding to said master processor, information received via said internal bus from said CPU of said master processor thereof in regard to said data words to be transferred from respective mass memory of said master process to the mass memory of said slave processor, said information including the number of said data words involved in the transfer and further including instructions to be sent to the interface of the other processor for indentifying memory locations destined to receive the transferred data words; circuit means coupled to said register means to detect the stored information for extracting data words from said input/output means and for transmitting said instructions, said information and the extracted data words to the interface of the slave processor by way of said interprocessor bus; a buffer store enabled, when said buffer corresponding to said slave processor, to receive data words transmitted by said circuit means of the interface of said master processor and to forward the received data words via the internal bus of the slave processor to the working memory thereof for subsequent retransmission to the associated mass memory under the control of the location-identifying instructions received from the register means of the master processor and stored in the register means of the interface of the slave processor; said registered means includes an address register coupled to said input/output means for receiving an initial address of the associated working memory contents of said address register to which a first data word in a series of such data words is to be read out from respective mass memory; said register means further includes a word counter coupled to said input/output means for receiving from said master processor a numerical value representing number of said data words in a series to be read out, said circuit means being connected to said word counter further comprising a means for decrementing said numerical value upon the transfer of each data word and being able to detect a zero-content signal from said word counter to inhibit further transfers; said circuit means comprises a preprogrammed first sequencer coupled to said buffer store, coupled to a first read only memory means, coupled to said word counter, and coupled to said register means, controlling said first read-only memory for exchanging, in response to an operating instruction from the CPU of the respective processor, preliminary signals with the interface of the other processor and a preprogrammed second sequencer coupled to a second read-only memory, coupled to said address register, coupled to said internal bus, and coupled to said first read only memory means, controlling said second read-only memory for commanding transferring said data words to said other processor upon reception of a readiness signal therefrom, comparison means with inputs connected to said address register and to said input/output means said comparison means generates an enabling signal to said circuit means enabling the transfer of an incoming data word to said interprocessor bus in response to detection of a match between said contents of said address register and a memory address concurrently emitted by respective CPU on the internal bus of the respective processor upon designation thereof as the master, said circuit means being connected to said address register for incrementing the contents thereof in response to said enabling signal; enabling means including an additional read-only memory, said enabling means activates said first sequencer in resposne to an initial instruction from the respective CPU; status register, whereby contents of said status register are updated by at least one of said read-only memories, said status register being coupled to said associated CPU via said input/output means, wherein contents of status register contain status of a data transfer operation and said CPU determines said status by reading said status register; an interruption-request generator responsive to signals arriving via said interprocessor bus and to commands from said first read-only memory for notifying the respective CPU of events calling for an inspection of said status register; and said circuit means further includes monitoring means coupled to said first sequencer, and to said status register for detecting abnormality signals from other interface elements for establishing an alarm condition in said status register and for triggering said first sequencer into emission by said first read-only memory of a signal activating said interruption-request generator, and timing means coupled to said monitoring means for detecting operational signals from the respective internal bus for reporting an abnormality condition to said monitoring means upon detection of an excessive duration in performing any step in a data-transfer operation.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (12)
Larson Allen L. (Thornton CO), Channel interface circuit with high speed data message header field translation and direct memory access.
Etoh Kunihiko (Toyota JPX) Ishigaki Tamotsu (Nagoya JPX) Niwa Kuniyuki (Kariya JPX), Data transfer system for data exchange between two operation processors.
Long,Finbarr Denis; Ardini,Joseph; Kirkpatrick,Dana A.; O'Keeffe,Michael James, Apparatus and methods for fault-tolerant computing using a switching fabric.
Morton John D. (Nepean CAX) Newcombe Edmund A. (Ottawa CAX) Lander Emil (Nepean CAX), Automatic refresh of operating parameters in equipment with volatile storage.
Doody, John W.; Long, Finbarr Denis; McLoughlin, Michael; O'Keefe, Michael James, Coordinated recalibration of high bandwidth memories in a multiprocessor computer.
Braun Fritz,DEX ; Finsterbusch Joachim,DEX ; Decius Nikolaus,DEX, Electronic apparatus, process for its duplication, and arrangement for data transfer between two similarly constructed.
Amini Nader (Boca Raton FL) Horne Richard Louis (Boynton Beach FL), Method and apparatus for determining address location and taking one of two actions depending on the type of read/write.
Flockhart, Andrew D.; Howell, Christopher Robinson; Mathews, Eugene P.; Romero, Chadwick Joseph, Method and apparatus for global call queue in a global call center.
Liddell David C. (Tyne & Wear GBX) Williams Emrys J. (Milton Keynes GBX), Method and apparatus for reducing the effects of hardware faults in a computer system employing multiple central process.
Dan Asit ; Kienzle Martin Gerhard ; Sitaram Dinkar ; Yu Philip Shi-lung, Method and system for load balancing by replicating a portion of a file being read by a first stream onto second device and reading portion with a second stream capable of accessing.
Hashiguchi Tatsuro (Tokyo JPX), Multiprocessor system with storage control units including buffer storage units comprising an error recovery system for.
Fricke, Stephen John Joseph; Jordan, William Charles; Moyer, Bryon Irwin; Attias, Roberto; Deshpande, Akash Renukadas; Sinha, Navendu; Gupta, Vineet; Sonakiya, Shobhit, Packet ingress/egress block and system and method for receiving, transmitting, and managing packetized data.
Beatty Harry John ; Elmendorf Peter Claude ; Gillis Roland Roberto ; Pramanick Ira, Parallel execution of a complex task partitioned into a plurality of entities.
Matsushiba Takuji,JPX ; Karube Satoshi,JPX, Peripheral unit having at least two sequencer circuits configured to control data transfers for power saving.
Hoffman Harrell (3509 Greenway Austin TX 78705) Smith Scott M. (9211 Mystic Oaks Trail Austin TX 78750) Voltin John A. (13001 Broadmeade Austin TX 78729) Wright Charles G. (1204 Woodrock Round Rock T, Processor controlled DMA controller for transferring instruction and data from memory to coprocessor.
Ors, Ali Osman; Laroche, Daniel; Deschênes, Jean-François, Sequencer controlled system and method for controlling timing of operations of functional units.
Sinha Pradeep (Ithaca NY) Rahman Turhan F. (Ithaca NY), Solid-modeling system using topology directed subdivision for determination of surface intersections.
Attias, Roberto; Jordan, William Charles; Moyer, Bryon Irwin; Fricke, Stephen John Joseph; Deshpande, Akash Renukadas; Sinha, Navendu; Gupta, Vineet; Sonakiya, Shobhit, Structured block transfer module, system architecture, and method for transferring.
Attias, Roberto; Jordan, William Charles; Moyer, Bryon Irwin; Fricke, Stephen John Joseph; Deshpande, Akash Renukadas; Sinha, Navendu; Gupta, Vineet; Sonakiya, Shobhit, Structured block transfer module, system architecture, and method for transferring.
Attias, Roberto; Jordan, William Charles; Moyer, Bryon Irwin; Fricke, Stephen John Joseph; Deshpande, Akash Renukadas; Sinha, Navendu; Gupta, Vineet; Sonakiya, Shobhit, Structured block transfer module, system architecture, and method for transferring.
Nelvin, Robert E.; Tetreault, Mark D.; Alden, Andrew; Dolaty, Mohsen; Edwards, Jr., John W.; Kement, Michael W.; MacLeod, John R., System and method for operating a system with redundant peripheral bus controllers.
Liddell David C.,GBX ; Williams Emrys J.,GBX, System and method for reducing the effects of hardware faults in a computer system employing multiple central processin.
Yakushiji Hiroshi,JPX ; Osaki Tomoko,JPX ; Sato Reiko,JPX ; Iwawaki Masato,JPX, System control apparatus including a master control unit and a slave control unit which maintain coherent information.
Shinjo Naoki (Kawasaki JPX) Nagasawa Shigeru (Kawasaki JPX) Ikeda Masayuki (Kawasaki JPX) Ueno Haruhiko (Kawasaki JPX) Utsumi Teruo (Kawasaki JPX) Kobayakawa Kazushige (Kawasaki JPX) Dewa Masami (Kaw, Transfer processor including a plurality of failure display units wherein a transfer process is prohibited if failure is.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.