$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Auxiliary power connector and communication channel control circuit 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G08B-001/00
출원번호 US-0622740 (1984-06-20)
발명자 / 주소
  • Kimmel Arthur T. (4322 Windward Cir. Dallas TX 75252) Dozier Harold W. (2218 Ridgewood Carrollton TX 75006)
인용정보 피인용 횟수 : 27  인용 특허 : 3

초록

An auxiliary connector circuit is used within an electronic system (10) which comprises a plurality of removable circuit cards (14, 16, 18, 20, 22, 24, 26) which are mounted within a cabinet (12). Before the circuit card (16) is removed from the cabinet (12), a power cable (44) is connected by means

대표청구항

An auxiliary connector circuit for an electronic system having a power supply, at least one removable circuit card and a communication channel connection between the circuit card and another part of the system, comprising: a power cable connected to said power supply, means for removably connecting

이 특허에 인용된 특허 (3)

  1. Milby Gregory H. (San Diego CA) Daniel Richard A. (Escondido CA) Rostek Paul M. (San Diego CA), Apparatus for assisting in the connection and disconnection of a board with an energized circuit.
  2. Struger Odo J. (Chagrin Falls OH) Bremenour Edwin L. (Euclid OH) Burns James F. (Chagrin Falls OH) Jerva Ronald E. (Mentor-on-the-Lake OH), Circuit board assembly with disconnect arm.
  3. Katzman James A. (San Jose CA) Bartlett Joel F. (Palo Alto CA) Bixler Richard M. (Sunnyvale CA) Davidow William H. (Atherton CA) Despotakis John A. (Pleasanton CA) Graziano Peter J. (Los Altos CA) Gr, Multiprocessor system.

이 특허를 인용한 특허 (27)

  1. Verma Yash P., "Open" card rack enclosures.
  2. Womble J. Scott ; Kuchar ; Jr. Francis A. ; Dewitt John R. ; Neer Jay H., Assembly for removably connecting data storage devices.
  3. Viton, Michel, Auxiliary apparatus for controlling at least one electrically operated functionally device.
  4. Tsuchiya Masaki (Tokyo JPX), Bus connection structure for interruption control system.
  5. Blatter Harold, Bus voltage detection and protection.
  6. Henry Mark B. (Medford NJ), Connecting and switching apparatus with selectable connections.
  7. Chall, Louis Edmund; Serson, John Bradley; Roberts, Philip Arnold; Hutchins, Cecil Eugene, Distributed computing.
  8. Chall, Louis Edmund; Serson, John Bradley; Roberts, Philip Arnold; Hutchins, Cecil Eugene, Distributed computing.
  9. Chall, Louis Edmund; Serson, John Bradley; Roberts, Philip Arnold; Hutchins, Cecil Eugene, Distributed computing.
  10. Chall, Louis Edmund; Serson, John Bradley; Roberts, Philip Arnold; Hutchins, Cecil Eugene, Distributed computing.
  11. Toy Samson K. K., External A/C adapter protecting user against hazardous voltage.
  12. Zhong John Z. Z. ; den Boer Willem, High aperture LCD with insulating color filters overlapping bus lines on active substrate.
  13. Looi, Dwight, Hot swapping technique for expansion cards.
  14. Dorsey Paul C. ; Frazier Kevin M. ; Breig David J. ; Duymazlar Mehmet H., Hotswappable chassis and electronic circuit cards.
  15. Dorsey Paul C. ; Frazier Kevin M. ; Breig David J. ; Duymazlar Mehmet H., Hotswappable chassis and electronic circuit cards.
  16. Ishida Yoshihiro (Saitama JPX) Iinuma Yoshio (Saitama JPX) Ichikawa Shingo (Saitama JPX), IC package.
  17. Chall, Louis Edmund; Serson, John Bradley; Roberts, Philip Arnold; Hutchins, Cecil Eugene, Integrated circuit arrangement in a distributed computing system.
  18. Chall ; Jr. Louis E. (Costa Mesa CA), Interconnection system for integrated circuit chips.
  19. Chall, Louis Edmund; Serson, John Bradley; Roberts, Philip Arnold; Hutchins, Cecil Eugene, Method and apparatus for selectively placing components into a sleep mode in response to loss of one or more clock signals or receiving a command to enter sleep mode.
  20. Chall, Louis Edmund; Serson, John Bradley; Roberts, Philip Arnold; Hutchins, Cecil Eugene, Sleep mode initialization in a distributed computing system.
  21. Sample Stephen P. ; Goode Terry L., Switching midplane and interconnecting system for interconnecting large numbers of signals.
  22. Casanova Wayne J. (Rochester MN) Dimmick Roger F. (Rochester MN) Hall William A. (Rochester MN) Homan Lester C. (Rochester MN) Lukes Frank J. (Rochester MN) Martin Bradley L. (Byron MN) Mosley Claude, System cable assembly and component packaging.
  23. Chall, Louis Edmund; Serson, John Bradley; Roberts, Philip Arnold; Hutchins, Cecil Eugene, System clock distribution in a distributed computing environment.
  24. Chall, Louis Edmund; Serson, John Bradley; Roberts, Philip Arnold; Hutchins, Cecil Eugene, System clock distribution in a distributed computing environment.
  25. Chall, Louis Edmund; Serson, John Bradley; Roberts, Philip Arnold; Hutchins, Cecil Eugene, System clock distribution in a distributed computing environment.
  26. Chall, Louis Edumund; Serson, John Bradley; Roberts, Philip Arnold; Hutchins, Cecil Eugene, System clock distribution in a distributed computing environment.
  27. Philip K. Edholm, Virtual midplane to enhance card interconnections using a matrix of interconnecting assemblies.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로