$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Configurable logic element 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G11C-013/00
출원번호 US-0706429 (1985-02-27)
발명자 / 주소
  • Carter William S. (Santa Clara CA)
출원인 / 주소
  • Xilinx, Inc. (San Jose CA 02)
인용정보 피인용 횟수 : 400  인용 특허 : 1

초록

A configurable logic circuit achieves versatility by including a configurable combinational logic element, a configurable storage circuit, and a configurable output select logic. The input signals to the configurable combinational logic element are input signals to the configurable logic circuit and

대표청구항

A configurable logic element comprising: means for receiving a first plurality of N binary input signals; means for receiving a second plurality of M binary feedback signals; means for selecting K of said M+N binary signals (where K≤N+M); combinational logic means for receiving said K binary signals

이 특허에 인용된 특허 (1)

  1. Levine Leonard (Rancho Palos Verdes CA), User variable computer memory module.

이 특허를 인용한 특허 (400)

  1. Butts Michael R. ; Batcheller Jon A., Apparatus and method for performing computations with electrically reconfigurable logic devices.
  2. Stephen P. Sample ; Michael R. D'Amour ; Thomas S. Payne, Apparatus for emulation of electronic hardware system.
  3. Sample, Stephen P.; D'Amour, Michael R.; Payne, Thomas S., Apparatus for emulation of electronic systems.
  4. Kuo,Wei Min; Yu,Donald Y., Apparatus for interfacing and testing a phase locked loop in a field programmable gate array.
  5. Larson, Douglas A., Apparatus for multiplexing signals through I/O pins.
  6. Kuo, Wei-Min; Yu, Donald Y., Apparatus for testing a phrase-locked loop in a boundary scan enabled device.
  7. Tsui Cyrus Y. ; Shankar Kapil ; Chan Albert L., Application specific modules in a programmable logic device.
  8. Ting, Benjamin S., Architecture and interconnect scheme for programmable logic circuits.
  9. Ting, Benjamin S., Architecture and interconnect scheme for programmable logic circuits.
  10. Ting,Benjamin S., Architecture and interconnect scheme for programmable logic circuits.
  11. Sharon Sheau-Pyng Lin, Array board interconnect system and method.
  12. Agrawal Om P. (San Jose CA) Wright Michael J. (Menlo Park CA) Shen Ju (San Jose CA), Array of configurable logic blocks each including a look up table having inputs coupled to a first multiplexer and havin.
  13. Agrawal Om P. (San Jose CA) Wright Michael J. (Menlo Park CA) Shen Ju (San Jose CA), Array of configurable logic blocks including cascadable lookup tables.
  14. Or-Bach, Zvi, Array of programmable cells with customized interconnections.
  15. Madurawe, Raminda U.; White, Thomas H., Automated metal pattern generation for integrated circuits.
  16. Madurawe, Raminda Udaya, Bit stream compatible FPGA to MPGA conversions.
  17. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd, Bus systems and reconfiguration methods.
  18. Kundu, Arunangshu; Fron, Jerome, Carry chain for use between logic modules in a field programmable gate array.
  19. Vorbach, Martin, Chip including memory element storing higher level memory data on a page by page basis.
  20. Vorbach, Martin; Münch, Robert, Circuit having a multidimensional structure of configurable cells that include multi-bit-wide inputs and outputs.
  21. Kundu, Arunangshu, Clock tree network in a field programmable gate array.
  22. Kundu, Arunangshu, Clock tree network in a field programmable gate array.
  23. Kundu,Arunangshu, Clock tree network in a field programmable gate array.
  24. Cliff Richard G., Coarse-grained look-up table architecture.
  25. Agrawal Om Prakash ; Wright Michael James ; Shen Ju, Configurable logic array including IOB to longlines interconnect means for providing selectable access to plural longlines from each IOB (input/output block).
  26. Young Steven P. ; Bapat Shekhar ; Chaudhary Kamal ; Bauer Trevor J. ; Iwanczuk Roman, Configurable logic element with ability to evaluate five and six input functions.
  27. Young Steven P. ; Bapat Shekhar ; Chaudhary Kamal ; Bauer Trevor J. ; Iwanczuk Roman, Configurable logic element with ability to evaluate five and six input functions.
  28. Young Steven P. ; Bapat Shekhar ; Chaudhary Kamal ; Bauer Trevor J. ; Iwanczuk Roman, Configurable logic element with ability to evaluate wide logic functions.
  29. Young Steven P. ; New Bernard J. ; Camilleri Nicolas John ; Bauer Trevor J. ; Bapat Shekhar ; Chaudhary Kamal ; Krishnamurthy Sridhar, Configurable logic element with fast feedback paths.
  30. Vorbach, Martin; Nuckel, Armin, Configurable logic integrated circuit having a multidimensional structure of configurable elements.
  31. Vorbach, Martin; Nückel, Armin, Configurable logic integrated circuit having a multidimensional structure of configurable elements.
  32. Ralph D. Wittig ; Sundararajarao Mohan ; Bernard J. New, Configurable lookup table for programmable logic devices.
  33. Madurawe,Raminda Udaya, Configurable storage device.
  34. Madurawe,Raminda Udaya, Configurable storage device.
  35. Madurawe,Raminda Udaya, Configuration circuits for programmable logic devices.
  36. Madurawe,Raminda Udaya, Configuration circuits for three dimensional programmable logic devices.
  37. Mulder Theodor (Pleasanton CA) Kaplinsky Cecil H. (Palo Alto CA), Configuration control circuit for programmable logic devices.
  38. Montagne, Xavier; Bedoiseau, Florent, Configuration of reconfigurable interconnect portions.
  39. Montagne, Xavier; Bedoiseau, Florent, Configuration of reconfigurable interconnect portions.
  40. Sharon Sheau-Pyng Lin ; Ping-Sheng Tseng, Converification system and method.
  41. Dante, Conrad, Converting bits to vectors in a programmable logic device.
  42. Or Bach,Zvi, Customizable and programmable cell array.
  43. Or Bach,Zvi, Customizable and programmable cell array.
  44. Or Bach,Zvi, Customizable and programmable cell array.
  45. Or-Bach Zvi ; Wurman Ze'ev ; Zeman Richard ; Cooke Laurance, Customizable and programmable cell array.
  46. Or-Bach, Zvi, Customizable and programmable cell array.
  47. Or-Bach, Zvi, Customizable and programmable cell array.
  48. Or-Bach, Zvi; Wurman, Ze'ev; Zeman, Richard; Cooke, Laurance, Customizable and programmable cell array.
  49. Rotem Eran,ILX ; Yoeli Uzi,ILX ; Phillips Richard Stephen,CAX, Customizable integrated circuit device.
  50. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
  51. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
  52. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
  53. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing method and device.
  54. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing method and device.
  55. Vorbach, Martin, Data processing system.
  56. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing system having integrated pipelined array data processor.
  57. Vorbach, Martin; Münch, Robert, Data processor having disabled cores.
  58. Plants, William C.; Kundu, Arunangshu, Dedicated input/output first in/first out module for a field programmable gate array.
  59. Plants, William C.; Kundu, Arunangshu, Dedicated input/output first in/first out module for a field programmable gate array.
  60. Plants,William C.; Kundu,Arunangshu, Dedicated input/output first in/first out module for a field programmable gate array.
  61. Plants,William C.; Kundu,Arunangshu, Dedicated input/output first in/first out module for a field programmable gate array.
  62. Vorbach, Martin, Device including a field having function cells and information providing cells controlled by the function cells.
  63. Mohsen Amr M., Double-sided programmable interconnect structure.
  64. Altaf K. Risa, Driver circuitry for programmable logic devices with hierarchical interconnection resources.
  65. Altaf, K. Risa, Driver circuitry for programmable logic devices with hierarchical interconnection resources.
  66. K. Risa Altaf, Driver circuitry for programmable logic devices with hierarchical interconnection resources.
  67. Gelsomini Tito (Rieti ITX) Fiorentino Pasqualino (Rome ITX), Dual port random access memory having variably customized organization of memory bit units.
  68. Vorbach Martin Andreas,DEX ; Munch Robert Markus,DEX, Dynamically reconfigurable data processing system.
  69. Veenstra Kerry S., Embedded memory block with FIFO mode for programmable logic device.
  70. Veenstra Kerry S., Embedded memory block with FIFO mode for programmable logic device.
  71. Bershteyn, Mikhail; Seeley, Stephen Frederick, Emulation system for verifying a network device.
  72. Bershteyn, Mikhail; Poplack, Mitchell G.; Salitrennik, Viktor, Emulation system with improved reliability of interconnect and a method for programming such interconnect.
  73. Sample Stephen P. ; Bershteyn Mikhail ; Butts Michael R. ; Bauer Jerry R., Emulation system with time-multiplexed interconnect.
  74. Stephen P. Sample ; Mikhail Bershteyn ; Michael R. Butts ; Jerry R. Bauer, Emulation system with time-multiplexed interconnect.
  75. Erickson Charles R. (Fremont CA) Freidin Philip M. (Sunnyvale CA) Wilkie William A. (Edinburgh GB6), Error detection structure and method for serial or parallel data stream using partial polynomial check.
  76. Erickson, Charles R.; Freidin, Philip M., Error detection structure and method using partial polynomial check.
  77. Young Steven P. ; New Bernard J. ; Camilleri Nicolas John ; Bauer Trevor J. ; Bapat Shekhar ; Chaudhary Kamal ; Krishnamurthy Sridhar, FPGA CLE with two independent carry chains.
  78. Young Steven P. ; Chaudhary Kamal ; Bauer Trevor J., FPGA architecture with offset interconnect lines.
  79. Tavana Danesh ; Yee Wilson K. ; Holen Victor A., FPGA architecture with repeatable titles including routing matrices and logic matrices.
  80. Goetting F. Erich, FPGA having logic cells configured by SRAM memory cells and interconnect configured by antifuses.
  81. Chaudhary Kamal, FPGA having logic element carry chains capable of generating wide XOR functions.
  82. Stephen M. Trimberger, FPGA input output buffer with registered tristate enable.
  83. Trimberger Stephen M., FPGA input output buffer with registered tristate enable.
  84. Bauer Trevor J. ; Young Steven P., FPGA interconnect structure with high-speed high fanout capability.
  85. Furtek Frederick C. ; Mason Martin T. ; Luking Robert B., FPGA logic cell internal structure including pair of look-up tables.
  86. Young Steven P. ; Bauer Trevor J. ; Chaudhary Kamal ; Krishnamurthy Sridhar, FPGA repeatable interconnect structure with bidirectional and unidirectional interconnect lines.
  87. Furtek Frederick C. ; Mason Martin T. ; Luking Robert B., FPGA structure having main, column and sector clock lines.
  88. Furtek Frederick C. ; Mason Martin T. ; Luking Robert B., FPGA structure having main, column and sector reset lines.
  89. Plants, William C., Field programmable gate array architecture including a buffer module and a method of distributing buffer modules in a field programmable gate array.
  90. Furtek Frederick C. ; Mason Martin T. ; Luking Robert B., Field programmable gate array having access to orthogonal and diagonal adjacent neighboring cells.
  91. Furtek Frederick C. ; Mason Martin T. ; Luking Robert B., Field programmable gate array with distributed RAM and increased cell utilization.
  92. Steele Randy Charles ; Chinnow ; Jr. Duane H., Field programmable gate array with high speed SRAM based configurable function block configurable as high performance logic or block of SRAM.
  93. Barbier Jean,FRX ; LePape Olivier,FRX ; Reblewski Frederic,FRX, Field programmable gate array with integrated debugging facilities.
  94. Bhat Narasimha B. (Berkeley CA) Chaudhary Kamal (Berkeley CA), Field programmable logic device with dynamic interconnections to a dynamic logic core.
  95. Madurawe,Raminda Udaya, Field programmable structured arrays.
  96. Yu, Donald Y.; Kuo, Wei Min, Field-programmable gate array low voltage differential signaling driver utilizing two complimentary output buffers.
  97. Yu, Donald Y.; Kuo, Wei-Min, Field-programmable gate array low voltage differential signaling driver utilizing two complimentary output buffers.
  98. Yu,Donald Y.; Kuo,Wei Min, Field-programmable gate array low voltage differential signaling driver utilizing two complimentary output buffers.
  99. Yu,Donald Y.; Kuo,Wei Min, Field-programmable gate array low voltage differential signaling driver utilizing two complimentary output buffers.
  100. Plants William C. (Santa Clara CA) Kaptanoglu Sinan (San Carlos CA) Lien Jung-Cheun (San Jose CA) Chan King W. (Los Altos CA) El-Ayat Khaled A. (Cupertino CA), Flexible FPGA input/output architecture.
  101. How Dana ; Srinivasan Adi ; El Gamal Abbas, Function block architecture for gate array.
  102. How, Dana; Srinivasan, Adi; Gamal, Abbas El, Function block architecture for gate array and method for forming an asic.
  103. Smith, Lyle; Dellinger, Eric; West, Eric; Mukund, Shridhar, Function block architecture with variable drive strengths.
  104. Gould Scott Whitney, Function generator for programmable gate array.
  105. Kean Thomas A.,GB6, Function unit for fine-gained FPGA.
  106. de Buren, Philip H.; Ganesan, Subramanian; Singh, Jinny, Generating user clocks for a prototyping environment.
  107. Vorbach, Martin; May, Frank, Hardware definition method including determining whether to implement a function as hardware or software.
  108. Sample Stephen P. ; D'Amour Michael R. ; Payne Thomas S., Hardware logic emulation system.
  109. Butts Michael R. (Portland OR) Batcheller Jon A. (Newberg OR), Hardware logic emulation system with memory capability.
  110. Reddy Srinivas ; Mejia Manuel, Hierarchical interconnect for programmable logic devices.
  111. Sasaki Paul T., High speed programmable logic architecture.
  112. Martin Vorbach DE; Robert Munch DE, I/O and memory bus system for DFPS and units with two or multi-dimensional programmable cell architectures.
  113. Vorbach, Martin; Münch, Robert, I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures.
  114. Vorbach, Martin; Münch, Robert, I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures.
  115. Vorbach,Martin; M��nch,Robert, I/O and memory bus system for DFPS and units with two-or multi-dimensional programmable cell architectures.
  116. Vorbach Martin,DEX ; Munch Robert,DEX, I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures.
  117. Vorbach, Martin; Munch, Robert, I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures.
  118. Vorbach, Martin; Munch, Robert, I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures.
  119. Vorbach,Martin; M?nch,Robert, I/O and memory bus system for DFPs and units with two-or multi-dimensional programmable cell architectures.
  120. Percey Andrew K. ; Bauer Trevor J. ; Young Steven P., Input/output interconnect circuit for FPGAs.
  121. Tavana Danesh ; Yee Wilson K. ; Trimberger Stephen M., Integrated circuit with field programmable and application specific logic areas.
  122. Tavana Danesh ; Yee Wilson K. ; Trimberger Stephen M., Integrated circuit with field programmable and application specific logic areas.
  123. Or-Bach Zvi, Integrated circuits which employ look up tables to provide highly efficient logic cells and logic functionalities.
  124. Madurawe,Raminda Udaya, Integrated circuits with RAM and ROM fabrication options.
  125. Madurawe,Raminda Udaya, Integrated circuits with RAM and ROM fabrication options.
  126. Pierce Kerry M. ; Erickson Charles R. ; Huang Chih-Tsung ; Wieland Douglas P., Interconnect architecture for field programmable gate array.
  127. Pierce Kerry M. ; Erickson Charles R. ; Huang Chih-Tsung ; Wieland Douglas P., Interconnect architecture for field programmable gate array using variable length conductors.
  128. Steven P. Young ; Kamal Chaudhary ; Trevor J. Bauer, Interconnect structure for a programmable logic device.
  129. Young Steven P. ; Chaudhary Kamal ; Bauer Trevor J., Interconnect structure for a programmable logic device.
  130. Madurawe, Raminda Udaya, Interconnect structures for metal configurable integrated circuits.
  131. Mohsen Amr M., Interconnect substrate with circuits for field-programmability and testing of multichip modules and hybrid circuits.
  132. Martin Vorbach DE; Robert Munch DE, Internal bus system for DFPS and units with two- or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity.
  133. Vorbach,Martin; M체nch,Robert, Internal bus system for DFPS and units with two-or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity.
  134. Lewis,David; Schleicher,James, LUT-based logic element with support for Shannon decomposition and associated method.
  135. Pierce, David; Hammer, Michael; Caslis, Brian M., Logic analyzer systems and methods for programmable logic devices.
  136. Pierce, David; Hammer, Michael; Caslis, Brian M., Logic analyzer systems and methods for programmable logic devices.
  137. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
  138. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
  139. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
  140. Agrawal Om Prakash ; Wright Michael James ; Shen Ju, Logic device (PLD) having direct connections between configurable logic blocks (CLBs) and configurable input/output bloc.
  141. Francis B. Heile, Logic device architecture and method of operation.
  142. Heile Francis B., Logic device architecture and method of operation.
  143. David W. Mendel ; Richard G. Cliff, Logic element for a programmable logic integrated circuit.
  144. Mendel David W. ; Cliff Richard G., Logic element for a programmable logic integrated circuit.
  145. Mendel David W. ; Cliff Richard G., Logic element for a programmable logic integrated circuit.
  146. Wilson Stanley ; Chan King W. ; Frappier Mark, Logic function module for field programmable array.
  147. Galbraith Douglas C. (Fremont CA) El Gamal Abbas (Palo Alto CA) Greene Jonathan W. (Palo Alto CA), Logic module for a programmable logic device.
  148. Galbraith Douglas C. ; El Gamal Abbas ; Greene Jonathan W., Logic module with configurable combinational and sequential blocks.
  149. New Bernard J., Logic structure and circuit for fast carry.
  150. Ralph D. Wittig ; Sundararajarao Mohan ; Richard A. Carberry, Logic/memory circuit having a plurality of operating modes.
  151. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logical cell array and bus system.
  152. Cliff Richard G. (Santa Clara CA) Cope L. Todd (San Jose CA) Veenstra Kerry (Concord CA) Pedersen Bruce B. (Santa Clara CA), Look up table implementation of fast carry for adders and counters.
  153. New Bernard J., Look-ahead carry structure with homogeneous CLB structure and pitch larger than CLB pitch.
  154. Norman Kevin A. ; Patel Rakesh H. ; Sample Stephen P. ; Butts Michael R., Look-up table based logic element with complete permutability of the inputs to the secondary signals.
  155. Norman Kevin A. ; Patel Rakesh H. ; Sample Stephen P. ; Butts Michael R., Look-up table based logic element with complete permutability of the inputs to the secondary signals.
  156. Madurawe,Raminda Udaya, Look-up table based logic macro-cells.
  157. Madurawe,Raminda Udaya, Look-up table based logic macro-cells.
  158. Madurawe,Raminda Udaya, Look-up table based logic macro-cells.
  159. Madurawe,Raminda Udaya, Look-up table structure with embedded carry logic.
  160. Madurawe,Raminda Udaya, Look-up table structure with embedded carry logic.
  161. Madurawe,Raminda Udaya, Look-up table structure with embedded carry logic.
  162. Madurawe,Raminda Udaya, Look-up table structure with embedded carry logic.
  163. Madurawe, Raminda Udaya; Suaris, Peter Ramyalal; White, Thomas Henry, MPGA products based on a prototype FPGA.
  164. Madurawe, Raminda Udaya; Suaris, Peter Ramyalal; White, Thomas Henry, MPGA products based on a prototype FPGA.
  165. Lane Christopher F. (Campbell CA) Reddy Srinivas T. (Santa Clara CA) Wang Bonnie I. (Cupertino CA), Means and apparatus to minimize the effects of silicon processing defects in programmable logic devices.
  166. Lane Christopher F. ; Reddy Srinivas T. ; Wang Bonnie I-Keh, Means and apparatus to minimize the effects of silicon processing defects in programmable logic devices.
  167. Lall, Ravindar M., Memory cell.
  168. Madurawe, Raminda Udaya, Memory for metal configurable integrated circuits.
  169. Lin Sharon Sheau-Pyng ; Tseng Ping-Sheng, Memory simulation system and method.
  170. Madurawe, Raminda Udaya, Metal configurable integrated circuits.
  171. Chan, Richard, Method and apparatus for a flexible chargepump scheme for field-programmable gate arrays.
  172. Kuijsten Han, Method and apparatus for a trace buffer in an emulation system.
  173. McCollum, John, Method and apparatus for bootstrapping a programmable antifuse circuit.
  174. Chen Tao Shinn ; Bui Dam Van, Method and apparatus for configurable memory emulation.
  175. How, Dana; Srinivasan, Adi; Osann, Jr., Robert; Mukund, Shridhar, Method and apparatus for controlling and observing data in a logic block-based ASIC.
  176. How Dana ; Srinivasan Adi ; Osann Robert ; Mukund Shridhar, Method and apparatus for controlling and observing data in a logic block-based asic.
  177. Sample Stephen P. ; Bershteyn Mikhail, Method and apparatus for design verification using emulation and simulation.
  178. Huang Thomas B., Method and apparatus for emulating multi-ported memory circuits.
  179. Van Mau, David Nguyen; Rjimati, Yassine, Method and apparatus for mapping flip-flop logic onto shift register logic.
  180. Van Mau, David Nguyen; Rjimati, Yassine, Method and apparatus for mapping flip-flop logic onto shift register logic.
  181. Langhammer,Martin; Steinke,Gregory R.; Schlacter,Guy R.; Neidermeier,Bernd, Method and apparatus for protecting designs in SRAM-based programmable logic devices.
  182. Langhammer, Martin, Method and apparatus for protecting designs in SRAM-based programmable logic devices and the like.
  183. Kfir, Alon; Beletsky, Platon, Method and apparatus for rewinding emulated memory circuits.
  184. Pani, Peter M.; Ting, Benjamin S., Method and apparatus for universal program controlled bus architecture.
  185. Pani,Peter M.; Ting,Benjamin S., Method and apparatus for universal program controlled bus architecture.
  186. Vorbach, Martin; May, Frank; Nuckel, Armin, Method and device for processing data.
  187. Vorbach, Martin; May, Frank; Nuckel, Armin, Method and device for processing data.
  188. New Bernard J., Method and structure for providing fast conditional sum in a field programmable gate array.
  189. New Bernard J. (Los Gatos CA), Method and structure for providing fast propagation of a carry signal in a field programmable gate array.
  190. Vorbach, Martin; Munch, Robert, Method for deadlock-free configuration of dataflow processors and modules with a two- or multidimensional programmable cell structure (FPGAs, DPGAs, etc.).
  191. Vorbach, Martin, Method for debugging reconfigurable architectures.
  192. Vorbach, Martin, Method for debugging reconfigurable architectures.
  193. Vorbach, Martin; May, Frank; Nückel, Armin, Method for debugging reconfigurable architectures.
  194. Vorbach,Martin, Method for debugging reconfigurable architectures.
  195. Vorbach,Martin; May,Frank; N체ckel,Armin, Method for debugging reconfigurable architectures.
  196. Or-Bach Zvi, Method for design and manufacture of semiconductors.
  197. Or-Bach, Zvi, Method for design and manufacture of semiconductors.
  198. Martin Vorbach DE; Robert Munch DE, Method for hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs, etc.)--.
  199. Vorbach, Martin; Nückel, Armin, Method for interleaving a program over a plurality of cells.
  200. Butts Michael R. ; Batcheller Jon A., Method for performing simulation using a hardware logic emulation system.
  201. Vorbach, Martin; May, Frank; Weinhardt, Markus; Cardoso, Joao Manuel Paiva, Method for processing data.
  202. Vorbach, Martin; Nückel, Armin; May, Frank; Weinhardt, Markus; Cardoso, Joao Manuel Paiva, Method for processing data.
  203. Vorbach Martin,DEX ; Munch Robert,DEX, Method for the automatic address generation of modules within clusters comprised of a plurality of these modules.
  204. Vorbach, Martin; May, Frank; Nückel, Armin, Method for the translation of programs for reconfigurable architectures.
  205. May,Frank; N?ckel,Armin; Vorbach,Martin, Method for translating programs for reconfigurable architectures.
  206. Hart Michael J. ; Look Kevin T. ; Karpovich Yakov, Method of forming multilayer amorphous silicon antifuse.
  207. Vorbach, Martin; Munch, Robert, Method of hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs , etc.).
  208. Vorbach,Martin; M체nch,Robert, Method of hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs, etc.).
  209. Wicker, Jr., David J., Method of optimizing routing in a programmable logic device.
  210. Vorbach, Martin; Baumgarte, Volker; May, Frank; Nuckel, Armin, Method of processing data with an array of data processors according to application ID.
  211. Vorbach, Martin; Munch, Robert, Method of repairing integrated circuits.
  212. Dante, Conrad, Method of routing in a programmable logic device.
  213. Vorbach, Martin; Munch, Robert, Method of self-synchronization of configurable elements of a programmable module.
  214. Vorbach, Martin; Munch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  215. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  216. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  217. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  218. Vorbach,Martin; M체nch,Robert, Method of self-synchronization of configurable elements of a programmable module.
  219. Vorbach, Martin; M?nch, Robert, Method of self-synchronization of configurable elements of a programmable unit.
  220. Vorbach, Martin; Munch, Robert, Method of self-synchronization of configurable elements of a programmable unit.
  221. Vorbach Martin,DEX ; Munch Robert,DEX, Method of the self-synchronization of configurable elements of a programmable unit.
  222. Trimberger Stephen M. ; Carberry Richard A. ; Johnson Robert Anders ; Wong Jennifer, Method of time multiplexing a programmable logic device.
  223. Butts, Michael R.; Batcheller, Jon A., Method of using electronically reconfigurable logic circuits.
  224. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
  225. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
  226. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
  227. Vorbach,Martin; Baumgarte,Volker, Methods and devices for treating and processing data.
  228. Vorbach, Martin, Methods and devices for treating and/or processing data.
  229. Madurawe,Raminda Udaya, Methods for fabricating fuse programmable three dimensional integrated circuits.
  230. Kundu, Arunangshu; Narayanan, Venkatesh; McCollum, John; Plants, William C., Multi-level routing architecture in a field programmable gate array having transmitters and receivers.
  231. Kundu,Arunangshu; Narayanan,Venkatesh; McCollum,John; Plants,William C., Multi-level routing architecture in a field programmable gate array having transmitters and receivers.
  232. Madurawe,Raminda Udaya, Multi-port memory devices.
  233. Madurawe, Raminda Udaya, Multi-port thin-film memory devices.
  234. Vorbach, Martin; Baumgarte, Volker; May, Frank; Nuckel, Armin, Multi-processor bus and cache interconnection system.
  235. Vorbach, Martin, Multi-processor with selectively interconnected memory units.
  236. Hart Michael J. ; Look Kevin T. ; Karpovich Yakov, Multilayer amorphous silicon antifuse.
  237. Plants William C. ; Bakker Gregory W., Multiple logic family compatible output driver.
  238. Reddy, Srinivas; Jefferson, David; Lane, Christopher F.; Santurkar, Vikram; Cliff, Richard, Multiple size memories in a programmable logic device.
  239. Vorbach, Martin, Multiprocessor having associated RAM units.
  240. Vorbach, Martin; Baumgarte, Volker, Multiprocessor having runtime adjustable clock and clock dependent power supply.
  241. Trimberger Stephen M. (San Jose CA), Non-reconfigurable microprocessor-emulated FPGA.
  242. Madurawe, Raminda Udaya, Pad invariant FPGA and ASIC devices.
  243. Madurawe, Raminda Udaya, Pads and pin-outs in three dimensional integrated circuits.
  244. Madurawe, Raminda Udaya, Pads and pin-outs in three dimensional integrated circuits.
  245. Madurawe, Raminda Udaya, Pads and pin-outs in three dimensional integrated circuits.
  246. Madurawe, Raminda Udaya, Pads and pin-outs in three dimensional integrated circuits.
  247. Sun, Shin Nan; Wong, Wayne W., Parallel programmable antifuse field programmable gate array device (FPGA) and a method for programming and testing an antifuse FPGA.
  248. Sun, Shin-Nan; Wong, Wayne W., Parallel programmable antifuse field programmable gate array device (FPGA) and a method for programming and testing an antifuse FPGA.
  249. Sun,Shin Nan; Wong,Wayne W., Parallel programmable antifuse field programmable gate array device (FPGA) and a method for programming and testing an antifuse FPGA.
  250. Vorbach, Martin, Parallel task operation in processor and reconfigurable coprocessor configured based on information in link list including termination information for synchronization.
  251. Dante,Conrad, Performing conditional operations in a programmable logic device.
  252. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin, Pipeline configuration protocol and configuration unit communication.
  253. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin, Pipeline configuration protocol and configuration unit communication.
  254. Vorbach,Martin; Baumgarte,Volker; Ehlers,Gerd; May,Frank; N체ckel,Armin, Pipeline configuration unit protocols and communication.
  255. Vorbach Martin,DEX ; Munch Robert,DEX, Process for automatic dynamic reloading of data flow processors (DFPs) and units with two or three-dimensional programmable cell architectures (FPGAs, DPGAs and the like).
  256. Vorbach, Martin; Münch, Robert, Process for automatic dynamic reloading of data flow processors (DFPs) and units with two- or three-dimensional programmable cell architectures (FPGAs, DPGAs, and the like).
  257. Martin Vorbach DE; Robert Munch DE, Process for automatic dynamic reloading of data flow processors (dfps) and units with two-or-three-dimensional programmable cell architectures (fpgas, dpgas, and the like).
  258. Vorbach, Martin, Processor arrangement on a chip including data processing, memory, and interface elements.
  259. Vorbach, Martin; Münch, Robert, Processor chip for reconfigurable data processing, for processing numeric and logic operations and including function and interconnection control units.
  260. Vorbach, Martin; Nückel, Armin, Processor chip including a plurality of cache elements connected to a plurality of processor cores.
  261. Chan Andrew K. ; Birkner John M. ; Chua Hua-Thye, Programmable application specific integrated circuit and logic cell.
  262. Chan Andrew K. (Palo Alto CA) Birkner John M. (Portola Valley CA) Chua Hua-Thye (Los Alto Hills CA), Programmable application specific integrated circuit and logic cell therefor.
  263. Chan Andrew K. (Palo Alto CA) Birkner John M. (Woodside CA) Chua Hua T. (Los Altos Hills CA), Programmable application specific integrated circuit and logic cell therefor.
  264. Chan Andrew K. ; Birkner John M. ; Chua Hua-Thye, Programmable application specific integrated circuit and logic cell therefor.
  265. Chan Andrew K. ; Birkner John M. ; Chua Hua-Thye, Programmable application specific integrated circuit and logic cell therefor.
  266. El Gamal Abbas (Palo Alto CA) El-Ayat Khaled A. (Cupertino CA) Mohsen Amr (Saratoga CA), Programmable interconnect architecture.
  267. Gamal Abbas El ; El-Avat Khaled A. ; Mohsen Amr, Programmable interconnect architecture.
  268. Madurawe, Raminda Udaya, Programmable interconnect structures.
  269. Madurawe,Raminda U., Programmable interconnect structures.
  270. Madurawe,Raminda Udaya, Programmable interconnect structures.
  271. Madurawe,Raminda Udaya, Programmable interconnect structures.
  272. Madurawe,Raminda Udaya, Programmable interconnect structures.
  273. Bertolet Allan Robert ; Clinton Kim P.N. ; Fuller Christine Marie ; Gould Scott Whitney ; Hartman Steven Paul ; Iadanza Joseph Andrew ; Keyser Frank Ray ; Millham Eric Ernest ; Reny Timothy Shawn ; W, Programmable inverter circuit used in a programmable logic cell.
  274. Dorairaj, Nij, Programmable latch based multiplier.
  275. Cliff Richard G. ; Cope L. Todd ; Veenstra Kerry ; Pedersen Bruce B., Programmable logic array circuits comprising look up table implementation of fast carry adders and counters.
  276. Leong William W. (San Francisco CA) Cliff Richard G. (Milpitas CA) McClintock Cameron (Mountain View CA), Programmable logic array device with grouped logic regions and three types of conductors.
  277. Lytle Craig S. ; Faria Donald F., Programmable logic array integrated circuit incorporating a first-in first-out memory.
  278. Lytle Craig S. ; Faria Donald F., Programmable logic array integrated circuit incorporating a first-in first-out memory.
  279. Zaveri Ketan ; Cliff Richard ; Reddy Srinivas, Programmable logic array integrated circuit with distributed random access memory array.
  280. Craig S. Lytle ; Donald F. Faria, Programmable logic array integrated circuit with general-purpose memory configurable as a random access or FIFO memory.
  281. Lytle Craig S. ; Faria Donald F., Programmable logic array integrated circuit with general-purpose memory configurable as a random access or FIFO memory.
  282. Cliff Richard G. (Milpitas CA) Cope L. Todd (San Jose CA) McClintock Cameron R. (Mountain View CA) Leong William (San Francisco CA) Watson James A. (Santa Clara CA) Huang Joseph (San Jose CA) Ahanin , Programmable logic array integrated circuits.
  283. Cliff Richard G. ; Cope L. Todd ; Mc Clintock Cameron R. ; Leong William ; Watson James A. ; Huang Joseph ; Ahanin Bahram, Programmable logic array integrated circuits.
  284. Cliff Richard G. ; Cope L. Todd ; Mc Clintock Cameron R. ; Leong William ; Watson James A. ; Huang Joseph ; Ahanin Bahram, Programmable logic array integrated circuits.
  285. Cliff Richard G. ; Cope L. Todd ; Mc Clintock Cameron R. ; Leong William ; Watson James A. ; Huang Joseph ; Ahanin Bahram, Programmable logic array integrated circuits.
  286. Cliff Richard G. ; Cope L. Todd ; Mc Clintock Cameron R. ; Leong William ; Watson James A. ; Huang Joseph ; Ahanin Bahram, Programmable logic array integrated circuits.
  287. Cliff Richard G. ; Cope L. Todd ; Mc Clintock Cameron R. ; Leong William ; Watson James A. ; Huang Joseph ; Ahanin Bahram, Programmable logic array integrated circuits.
  288. Cliff Richard G. ; Cope L. Todd ; McClintock Cameron R. ; Leong William ; Watson James A. ; Huang Joseph ; Ahanin Bahram, Programmable logic array integrated circuits.
  289. Cliff Richard G. ; Cope L. Todd ; McClintock Cameron R. ; Leong William ; Watson James A. ; Huang Joseph ; Ahanin Bahram, Programmable logic array integrated circuits.
  290. Cliff Richard G. ; Cope L. Todd ; McClintock Cameron R. ; Leong William ; Watson James A. ; Huang Joseph ; Ahanin Bahram, Programmable logic array integrated circuits.
  291. Cliff, Richard G.; Ahanin, Bahram; Lytle, Craig Schilling; Heile, Francis B.; Pedersen, Bruce B.; Veenstra, Kerry, Programmable logic array integrated circuits.
  292. Cliff, Richard G.; Cope, L. Todd; Mc Clintock, Cameron R.; Leong, William; Watson, James A.; Huang, Joseph; Ahanin, Bahram, Programmable logic array integrated circuits.
  293. Lee Fung Fung ; Cliff Richard G. ; Cope L. Todd,MYX ; McClintock Cameron R. ; Leong William ; Watson James A. ; Huang Joseph ; Ahanin Bahram, Programmable logic array integrated circuits.
  294. Pedersen Bruce B., Programmable logic array integrated circuits with enhanced carry routing.
  295. Madurawe, Raminda; Dorairaj, Nij, Programmable logic based latches and shift registers.
  296. Madurawe, Raminda; Dorairaj, Nij, Programmable logic based latches and shift registers.
  297. Bertolet Allan Robert ; Clinton Kim P. N. ; Fuller Christine Marie ; Gould Scott Whitney ; Hartman Steven Paul ; Iadanza Joseph Andrew ; Keyser Frank Ray ; Millham Eric Ernest ; Reny Timothy Shawn ; , Programmable logic cell.
  298. Sueyoshi, Toshinori; Iida, Masahiro, Programmable logic circuit device having look up table enabling to reduce implementation area.
  299. Saeki Yukihiro (Yokohama JPX) Suzuki Yasoji (Yokohama JPX), Programmable logic circuit using wired-or tristate gates.
  300. Tony K. Ngai ; Rakesh H. Patel ; Srinivas T. Reddy ; Richard G. Cliff, Programmable logic device having embedded dual-port random access memory configurable as single-port memory.
  301. Lewis,David; Cashman,David, Programmable logic device having logic array block interconnect lines that can interconnect logic elements in different logic blocks.
  302. Lewis,David; Cashman,David, Programmable logic device having redundancy with logic element granularity.
  303. Ketan Zaveri ; Christopher F. Lane ; Srinivas T. Reddy ; Andy L. Lee ; Cameron R. McClintock ; Bruce B. Pedersen, Programmable logic device with circuitry for observing programmable logic circuit signals and for preloading programmable logic circuits.
  304. Zaveri Ketan ; Lane Christopher F. ; Reddy Srinivas T. ; Lee Andy L. ; McClintock Cameron R. ; Pedersen Bruce B., Programmable logic device with circuitry for observing programmable logic circuit signals and for preloading programmable logic circuits.
  305. Zaveri, Ketan; Lane, Christopher F.; Reddy, Srinivas T.; Lee, Andy L.; McClintock, Cameron R.; Pedersen, Bruce B., Programmable logic device with circuitry for observing programmable logic circuit signals and for preloading programmable logic circuits.
  306. Craig S. Lytle ; Kerry S. Veenstra, Programmable logic device with highly routable interconnect.
  307. Lytle Craig S. ; Veenstra Kerry S., Programmable logic device with highly routable interconnect.
  308. Lytle Craig S. ; Veenstra Kerry S. ; Heile Francis B., Programmable logic device with highly routable interconnect.
  309. Shankar, Kapil; Chan, Thomas; Crotty, Patrick J.; Birkner, John, Programmable logic device with integrated high voltage power FET.
  310. Hung Lawrence C., Programmable logic device with partially configurable memory cells and a method for configuration.
  311. Reddy Srinivas T. ; Mejia Manuel ; Lee Andy L. ; Pedersen Bruce B., Programmable logic device with redundant circuitry.
  312. Srinivas T. Reddy ; Manuel Mejia ; Andy L. Lee ; Bruce B. Pedersen, Programmable logic device with redundant circuitry.
  313. Madurawe,Raminda Udaya, Programmable logic devices comprising time multiplexed programmable interconnect.
  314. El Ayat Khaled A. (Cupertino CA) Bakker Gregory W. (Sunnyvale CA) Lien Jung-Cheun (San Jose CA) Plants William C. (Santa Clara CA) Kaptanoglu Sinan (San Carlos CA) Gopisetty Runip (Los Gatos CA) Chan, Programmable logic module and architecture for field programmable gate array device.
  315. Yee Wilson K. (Tracy CA), Programmable scan chain testing structure and method.
  316. Flynn Jeffrey C. (Irvine CA), Programmable state machines connectable in a reconfiguration switching network for performing real-time data processing.
  317. Madurawe, Raminda U., Programmable structured arrays.
  318. Madurawe, Raminda Udaya, Programmable structured arrays.
  319. Madurawe, Raminda Udaya, Programmable structured arrays.
  320. Madurawe, Raminda Udaya, Programmable structured arrays.
  321. Madurawe,Raminda Udaya, Programmable structured arrays.
  322. Madurawe,Raminda Udaya, Programmable structured arrays.
  323. Sung Chiakang ; Chang Wanli ; Huang Joseph ; Cliff Richard G. ; Cope L. Todd ; Leong ; deceased William ; Leong ; legal representative by Louis, Programming and verification address generation for random access memory blocks in programmable logic array integrated circuit devices.
  324. Chu Michael Hsiao-Ming (Fremont CA) Patel Rakesh H. (Cupertino CA), Programming programmable transistor devices using state machines.
  325. Chu Michael Hsiao-Ming ; Patel Rakesh H., Programming programmable transistor devices using state machines.
  326. MacDonald Neal (Haddenham GBX), Random access memory system with circuitry for avoiding use of defective memory cells.
  327. Vorbach, Martin, Reconfigurable elements.
  328. Vorbach, Martin, Reconfigurable elements.
  329. Vorbach, Martin; Baumgarte, Volker, Reconfigurable general purpose processor having time restricted configurations.
  330. Barbier, Jean; LePape, Olivier; Reblewski, Frederic, Reconfigurable integrated circuit with integrated debugging facilities and scalable programmable interconnect.
  331. Vorbach,Martin; M?nch,Robert, Reconfigurable multidimensional array processor allowing runtime reconfiguration of selected individual array cells.
  332. Vorbach, Martin, Reconfigurable sequencer structure.
  333. Vorbach, Martin, Reconfigurable sequencer structure.
  334. Vorbach, Martin, Reconfigurable sequencer structure.
  335. Vorbach, Martin, Reconfigurable sequencer structure.
  336. Vorbach,Martin, Reconfigurable sequencer structure.
  337. McClintock Cameron ; Lee Andy L. ; Cliff Richard G., Redundancy circuitry for logic circuits.
  338. McClintock Cameron ; Lee Andy L. ; Cliff Richard G., Redundancy circuitry for logic circuits.
  339. McClintock Cameron ; Lee Andy L. ; Cliff Richard G., Redundancy circuitry for logic circuits.
  340. David E. Jefferson ; Srinivas T. Reddy, Redundancy circuitry for programmable logic devices with interleaved input circuits.
  341. Jefferson David E. ; Reddy Srinivas T., Redundancy circuitry for programmable logic devices with interleaved input circuits.
  342. Jefferson David E. ; Reddy Srinivas T., Redundancy circuitry for programmable logic devices with interleaved input circuits.
  343. Kundu, Arunangshu; Sather, Eric; Plants, William C., Repeatable block producing a non-uniform routing architecture in a field programmable gate array having segmented tracks.
  344. Kundu, Arunangshu; Sather, Eric; Plants, William C., Repeatable block producing a non-uniform routing architecture in a field programmable gate array having segmented tracks.
  345. Kundu,Arunangshu; Sather,Eric; Plants,William C., Repeatable block producing a non-uniform routing architecture in a field programmable gate array having segmented tracks.
  346. Vorbach, Martin; Bretz, Daniel, Router.
  347. Vorbach,Martin; Bretz,Daniel, Router.
  348. Ochotta Emil S. ; Wieland Douglas P., Routing architecture using a direct connect routing mesh.
  349. Vorbach Martin,DEX ; Munch Robert,DEX, Run-time reconfiguration method for programmable units.
  350. Vorbach,Martin; M?nch,Robert, Run-time reconfiguration method for programmable units.
  351. Vorbach, Martin; Münch, Robert, Runtime configurable arithmetic and logic cell.
  352. Vorbach, Martin; Münch, Robert, Runtime configurable arithmetic and logic cell.
  353. Langhammer, Martin; Schleicher, II, James G., Security core using soft key.
  354. Or-Bach Zvi, Semiconductor device.
  355. Or-Bach Zvi ; Cox Bill Douglas, Semiconductor device.
  356. Zvi Or-Bach ; Bill Douglas Cox, Semiconductor device.
  357. Madurawe, Raminda Udaya, Semiconductor devices fabricated with different processing options.
  358. Madurawe,Raminda Udaya, Semiconductor devices fabricated with different processing options.
  359. Yusa Terukazu (Itami JPX) Sakashita Kazuhiro (Itami JPX) Takimoto Isao (Itami JPX) Hashizume Takeshi (Itami JPX) Komoike Tatsunori (Itami JPX), Semiconductor integrated circuit and method of designing same.
  360. Wang Steven ; Tseng Ping-Sheng ; Lin Sharon Sheau-Pyng ; Tsay Ren-Song ; Sun Richard Yachyang ; Shen Quincy Kun-Hsu ; Tsai Mike Mon Yen, Simulation server system and method.
  361. Tseng Ping-Sheng ; Lin Sharon Sheau-Pyng ; Shen Quincy Kun-Hsu ; Sun Richard Yachyang ; Tsai Mike Mon Yen ; Tsay Ren-Song ; Wang Steven, Simulation/emulation system and method.
  362. Wicker, Jr., David J., State machine in a programmable logic device.
  363. Huang Alan Y. (San Jose CA) Knapp Steven K. (Santa Clara CA) Kwatra Sanjeev (Sunnyvale CA), State splitting for level reduction.
  364. Andy Lee, Static random access memory circuits.
  365. Lee Andy, Static random access memory circuits.
  366. Elftmann, Daniel; Speers, Theodore; Kundu, Arunangshu, Synchronous first-in/first-out block memory for a field programmable gate array.
  367. Elftmann,Daniel; Speers,Theodore; Kundu,Arunangshu, Synchronous first-in/first-out block memory for a field programmable gate array.
  368. Elftmann,Daniel; Speers,Theodore; Kundu,Arunangshu, Synchronous first-in/first-out block memory for a field programmable gate array.
  369. Bocchino Vincent T., Technique for preconditioning I/Os during reconfiguration.
  370. Bocchino Vincent T., Technique for preconditioning I/Os during reconfiguration.
  371. Ochotta Emil S., Template-based simulated annealing move-set that improves FPGA architectural feature utilization.
  372. Madurawe, Raminda Udaya, Three dimensional integrated circuits.
  373. Madurawe, Raminda Udaya, Three dimensional integrated circuits.
  374. Madurawe, Raminda Udaya, Three dimensional integrated circuits.
  375. Madurawe, Raminda Udaya, Three dimensional integrated circuits.
  376. Madurawe, Raminda Udaya, Three dimensional integrated circuits.
  377. Madurawe, Raminda Udaya, Three dimensional integrated circuits.
  378. Madurawe,Raminda Udaya, Three dimensional integrated circuits.
  379. Madurawe,Raminda Udaya, Three dimensional integrated circuits.
  380. Reynolds, Alan B.; Reynolds, Andrew W.; Hecht, Volker, Three input field programmable gate array logic circuit configurable as a three input look up table, a D-latch or a D flip-flop.
  381. Reynolds,Alan B.; Reynolds,Andrew W.; Hecht,Volker, Three input field programmable gate array logic circuit configurable as a three input look up table, a D-latch or a D flip-flop.
  382. Reynolds,Alan B.; Reynolds,Andrew W.; Hecht,Volker, Three input field programmable gate array logic circuit configurable as a three input look up table, a D-latch or a D flip-flop.
  383. Reynolds,Alan B.; Reynolds,Andrew W.; Hecht,Volker, Three input field programmable gate array logic circuit configurable as a three input look up table, a D-latch or a D flip-flop.
  384. Madurawe, Raminda, Timing exact design conversions from FPGA to ASIC.
  385. Madurawe, Raminda Udaya, Timing exact design conversions from FPGA to ASIC.
  386. Madurawe,Raminda Udaya, Timing exact design conversions from FPGA to ASIC.
  387. Tseng Ping-Sheng ; Lin Sharon Sheau-Ping ; Shen Quincy Kun-Hsu, Timing-insensitive glitch-free logic system and method.
  388. Martin Vorbach DE; Robert Munch DE, UNIT FOR PROCESSING NUMERIC AND LOGIC OPERATIONS FOR USE IN CENTRAL PROCESSING UNITS (CPUS), MULTIPROCESSOR SYSTEMS, DATA-FLOW PROCESSORS (DSPS), SYSTOLIC PROCESSORS AND FIELD PROGRAMMABLE GATE ARRAY.
  389. Dorairaj, Nij, Using programmable latch to implement logic.
  390. Pedersen Bruce B., Variable depth memories for programmable logic devices.
  391. Dante, Conrad; Rutledge, David Lee; Wicker, Jr., David J., Vector routing in a programmable logic device.
  392. Pedersen,Bruce B, Versatile RAM for a programmable logic device.
  393. Pedersen,Bruce B, Versatile RAM for programmable logic device.
  394. Lewis, David M.; Leventis, Paul; Lee, Andy L.; Kim, Henry; Pedersen, Bruce; Wysocki, Chris; Lane, Christopher F.; Marquardt, Alexander; Santurkar, Vikram; Betz, Vaughn, Versatile logic element and logic array block.
  395. Lewis, David M.; Leventis, Paul; Lee, Andy L.; Kim, Henry; Pedersen, Bruce; Wysocki, Chris; Lane, Christopher F.; Marquardt, Alexander; Santurkar, Vikram; Betz, Vaughn, Versatile logic element and logic array block.
  396. Lewis,David M.; Leventis,Paul; Lee,Andy L.; Kim,Henry; Pedersen,Bruce; Wysocki,Chris; Lane,Christopher F.; Marquardt,Alexander; Santurkar,Vikram; Betz,Vaughn, Versatile logic element and logic array block.
  397. Lewis,David M.; Leventis,Paul; Lee,Andy L.; Kim,Henry; Pedersen,Bruce; Wysocki,Chris; Lane,Christopher F.; Marquardt,Alexander; Santurkar,Vikram; Betz,Vaughn Timothy, Versatile logic element and logic array block.
  398. Freidin Philip M., Virtual high density programmable integrated circuit having addressable shared memory cells.
  399. New Bernard J. ; Young Steven P. ; Bapat Shekhar ; Chaudhary Kamal ; Bauer Trevor J. ; Iwanczuk Roman, Wide logic gate implemented in an FPGA configurable logic element.
  400. Sunil Mehta ; Fabiano Fontana, Zero-power logic cell for use in programmable logic devices.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로