$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Integrated circuit chip package 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-023/02
  • H01L-023/12
  • H01L-023/48
출원번호 US-0775277 (1985-09-12)
발명자 / 주소
  • Marcantonio Gabriel (Nepean CAX)
출원인 / 주소
  • Northern Telecom Limited (Montreal CAX 03)
인용정보 피인용 횟수 : 124  인용 특허 : 2

초록

An integrated circuit is mounted on, and electrically connected to an underlying substrate by the flip-chip technique. In this technique, the chip is inverted and bonding pads on the chip are soldered to correspondingly located bonding pads on the substrate. By the invention a continuous ribbon or l

대표청구항

An integrated circuit chip package comprising: an integrated circuit chip having a plurality of circuit elements contained therein, said circuit elements being electrically extended to a plurality of bonding pads on a surface thereof, a substrate having a plurality of bonding pads on a surface of th

이 특허에 인용된 특허 (2)

  1. Honn ; James J. ; Stuby ; Kenneth P., Electrical package for LSI devices and assembly process therefor.
  2. Kessler ; Jr. ; Sebastian W. ; Olmstead ; John A., Semiconductor device with ballast resistor adapted for a transcalent device.

이 특허를 인용한 특허 (124)

  1. Caldwell, Barry, Adhesive pad having EMC shielding characteristics.
  2. Steenbruggen, Geert; Dijkstra, Paul, Air cavity package for flip-chip.
  3. Kossives, Dean Paul; Ren, Fan; Tai, King Lien, Air isolated crossovers.
  4. Bohr, Mark T., Alternate bump metallurgy bars for power and ground routing.
  5. DiStefano Thomas H. ; Kovac Zlata ; Smith John W., Bondable compliant pads for packaging of a semiconductor chip and method therefor.
  6. Thomas H. DiStefano ; Zlata Kovac ; John W. Smith, Bondable compliant pads for packaging of a semiconductor chip and method therefor.
  7. Distefano Thomas H., Bonding lead structure with enhanced encapsulation.
  8. Distefano Thomas H., Bonding lead structure with enhanced encapsulation.
  9. Forbes, Leonard, Capacitive techniques to reduce noise in high speed interconnections.
  10. Ahn, Kie Y.; Forbes, Leonard; Cloud, Eugene H., Compact system module with built-in thermoelectric cooling.
  11. Ahn,Kie Y.; Forbes,Leonard; Cloud,Eugene H., Compact system module with built-in thermoelectric cooling.
  12. DiStefano, Thomas H.; Karavakis, Konstantine; Mitchell, Craig; Smith, John W., Compliant integrated circuit package.
  13. Distefano Thomas H. ; Karavakis Konstantine ; Mitchell Craig ; Smith John W., Compliant integrated circuit package and method of fabricating the same.
  14. Feilchenfeld Natalie Barbara ; Fuerniss Stephen Joseph ; Gaynes Michael Anthony ; Pierson Mark Vincent ; Hoontrakul Pat, Component carrier with raised bonding sites.
  15. Chang Chi Shih ; Chen William T. ; Trivedi Ajit, Construction of PBGA substrate for flip chip packing.
  16. Gu, Shiqun; Nowak, Matthew, Corrosion control of stacked integrated circuits.
  17. Forbes, Leonard; Ahn, Kie Y., Current mode signal interconnects and CMOS amplifier.
  18. Lee, Thomas H., Dense arrays and charge storage devices.
  19. Lee, Thomas H., Dense arrays and charge storage devices.
  20. Lee, Thomas H.; Subramanian, Vivek; Cleeves, James M.; Johnson, Mark G.; Farmwald, Paul Michael; Kouznetzov, Igor G., Dense arrays and charge storage devices.
  21. Lee, Thomas H.; Subramanian, Vivek; Cleeves, James M.; Kouznetsov, Igor G.; Johnson, Mark G.; Farmwald, Paul Michael, Dense arrays and charge storage devices.
  22. Lee, Thomas H.; Subramanian, Vivek; Cleeves, James M.; Kouznetsov, Igor G.; Johnson, Mark G.; Farmwald, Paul Michael, Dense arrays and charge storage devices.
  23. Lee, Thomas H.; Subramanian, Vivek; Cleeves, James M.; Kouznetzov, Igor G.; Johnson, Mark G.; Farmwald, Paul Michael, Dense arrays and charge storage devices.
  24. Lee,Thomas H.; Subramanian,Vivek; Cleeves,James M.; Walker,Andrew J.; Petti,Christopher; Kouznetzov,Igor G.; Johnson,Mark G.; Farmwald,Paul M.; Herner,Brad, Dense arrays and charge storage devices.
  25. Zhang, Yanli; Makala, Raghuveer S.; Alsmeier, Johann, Enhanced channel mobility three-dimensional memory structure and method of making thereof.
  26. Khandros Igor Y. ; Eldridge Benjamin N. ; Mathieu Gaetan L., Fabricating interconnects and tips using sacrificial substrates.
  27. Igor Y. Khandros ; Thomas H. Distefano, Face-up semiconductor chip assemblies.
  28. Patel, Kedar; Ilkbahar, Alper; Scheuerlein, Roy; Walker, Andrew J., High density 3D rail stack arrays.
  29. Patel, Kedar; Ilkbahar, Alper; Scheuerlein, Roy; Walker, Andrew J., High density 3d rail stack arrays and method of making.
  30. Forbes, Leonard; Ahn, Kie Y.; Akram, Salman, High permeability layered films to reduce noise in high speed interconnects.
  31. Forbes,Leonard; Ahn,Kie Y.; Akram,Salman, High permeability layered films to reduce noise in high speed interconnects.
  32. Forbes,Leonard; Ahn,Kie Y.; Akram,Salman, High permeability layered films to reduce noise in high speed interconnects.
  33. Wei, Jia; Houston, Michael Jason, Inductor assembly having a core with magnetically isolated forms.
  34. Wei, Jia; Houston, Michael Jason, Inductor assembly having a core with magnetically isolated forms.
  35. Johnson, Mark G.; Lee, Thomas H.; Cleeves, James M., Integrated circuit incorporating decoders disposed beneath memory arrays.
  36. Johnson,Mark G.; Lee,Thomas H.; Cleeves,James M., Integrated circuit incorporating three-dimensional memory array with dual opposing decoder arrangement.
  37. Wilson Arthur M. (Richardson TX), Integrated circuit product having a polyimide film interconnection structure.
  38. Delgado Jose Avelino ; Gaul Stephen Joseph, Integrated circuit with an air bridge having a lid.
  39. Khandros Igor Y. ; Mathieu Gaetan L., Interconnection substrates with resilient contact structures on both sides.
  40. Chhor,Khushrav S.; Lee,Tae Hee, Memory card with enhanced testability and methods of making and using the same.
  41. Johnson,Mark G., Memory device and method for simultaneously programming and/or reading memory cells on different levels.
  42. Verma, Vani; Chhor, Khushrav S., Memory module having interconnected and stacked integrated circuits.
  43. Verma,Vani; Chhor,Khushrav S., Memory module having interconnected and stacked integrated circuits.
  44. Verma,Vani; Chhor,Khushrav S., Memory module having interconnected and stacked integrated circuits.
  45. Chew, Hwee Seng; Ong, Chee Kian; Lim, Kian Hock; Sen, Amlan; Lim, Shoa Siong, Method for device packaging.
  46. Abe, Tomoyuki; Yamagishi, Yasuo, Method for manufacturing electronic component-mounted board.
  47. Distefano Thomas H. ; Smith John W. ; Fjelstad Joseph ; Mitchell Craig S. ; Karavakis Konstantine, Method of encapsulating a semiconductor package.
  48. DiStefano, Thomas H.; Karavakis, Konstantine; Mitchell, Craig; Smith, John W., Method of making a compliant integrated circuit package.
  49. Fosberry Jennifer ; Beroz Masud ; Michael Mihalis ; Osborn Philip, Method of manufacturing a plurality of semiconductor packages.
  50. DiStefano Thomas H. ; Smith John W. ; Mitchell Craig, Method of manufacturing a plurality of semiconductor packages and the resulting semiconductor package structures.
  51. Thomas H. Distefano ; John W. Smith ; Craig Mitchell, Method of manufacturing a plurality of semiconductor packages and the resulting semiconductor package structures.
  52. Shyue-Fong Quek MY; Ting Cheong Ang SG; Duay Ing Ong MY; Sang Yee Loong SG, Method of vacuum packaging a semiconductor device assembly.
  53. DiStefano, Thomas H.; Fjelstad, Joseph, Methods for providing void-free layer for semiconductor assemblies.
  54. Igor Y. Khandros ; Thomas H. Distefano, Methods of making semiconductor chip assemblies.
  55. Khandros Igor Y. ; Distefano Thomas H., Methods of making semiconductor chip assemblies.
  56. Pflughaupt,L. Elliott; Gibson,David; Kim,Young Gon; Mitchell,Craig S.; Zohni,Wael; Mohammed,Ilyas, Microelectronic assembly having array including passive elements and interconnects.
  57. Khandros,Igor Y.; DiStefano,Thomas H., Microelectronic component and assembly having leads with offset portions.
  58. Khandros,Igor Y.; DiStefano,Thomas H., Microelectronic component and assembly having leads with offset portions.
  59. Eldridge, Benjamin N.; Grube, Gary W.; Khandros, Igor Y.; Mathieu, Gaetan L., Microelectronic contact structure.
  60. Eldridge, Benjamin N.; Grube, Gary W.; Khandros, Igor Y.; Mathieu, Gaetan L., Microelectronic contact structure and method of making same.
  61. Chhor, Khushrav S.; Moresco, Larry L., Molded memory module and method of making the module absent a substrate support.
  62. Lee, Thomas H.; Subramanian, Vivek; Cleeves, James M.; Walker, Andrew J.; Petti, Christopher J.; Kouznetzov, Igor G.; Johnson, Mark G.; Farmwald, Paul Michael; Herner, Brad, Monolithic three dimensional array of charge storage devices containing a planarized surface.
  63. Schueller, Randolph D., Multi-metal layer circuit.
  64. Raab Kurt ; Pickett Thomas ; Di Stefano Thomas H., Multiple part compliant interface for packaging of a semiconductor chip and method therefor.
  65. Fryklund, David J.; Carl, Alfred H.; Murphy, Brian P., Near chip scale package integration process.
  66. Fryklund, David J; Carl, Alfred H; Murphy, Brian P, Near chip scale package integration process.
  67. Fryklund, David J; Carl, Alfred H; Murphy, Brian P, Near chip scale semiconductor packages.
  68. Fryklund, David J; Carl, Alfred H; Murphy, Brian P, Near chip scale semiconductor packages.
  69. Walker, Andrew J.; Johnson, Mark G.; Knall, N. Johan; Kouznetsov, Igor G.; Petti, Christopher J., Nonvolatile memory on SOI and compound semiconductor substrates and method of fabrication.
  70. Johnson, Mark G.; Lee, Thomas H.; Subramanian, Vivek; Farmwald, Paul Michael; Cleeves, James M., Pillar-shaped nonvolatile memory and method of fabrication.
  71. Wei, Jia; Houston, Michael Jason, Power supply with a magnetically uncoupled phase and an odd number of magnetically coupled phases, and control for a power supply with magnetically coupled and magnetically uncoupled phases.
  72. Wei, Jia; Houston, Michael Jason, Power supply with a magnetically uncoupled phase and an odd number of magnetically coupled phases, and control for a power supply with magnetically coupled and magnetically uncoupled phases.
  73. Wei, Jia; Houston, Michael Jason, Power supply with a magnetically uncoupled phase and an odd number of magnetically coupled phases, and control for a power supply with magnetically coupled and magnetically uncoupled phases.
  74. Zwicknagl, Hans-Peter; Baureis, Peter; Muller, Jan-Erik, Power transistor cell.
  75. Lee,Thomas H.; Walker,Andrew J.; Petti,Christopher J.; Kouznetzov,Igor G., Rail stack array of charge storage devices and method of making same.
  76. Khandros Igor Y. (Peekskill NY) Distefano Thomas H. (Bronxville NY), Semiconductor chip assemblies, methods of making same and components for same.
  77. Khandros,Igor Y.; DiStefano,Thomas H., Semiconductor chip assemblies, methods of making same and components for same.
  78. Khandros,Igor Y.; Distefano,Thomas H., Semiconductor chip assemblies, methods of making same and components for same.
  79. Igor Y. Khandros ; Thomas H. DiStefano, Semiconductor chip assembly with anisotropic conductive adhesive connections.
  80. Khandros Igor Y. ; Distefano Thomas H., Semiconductor chip package with center contacts.
  81. Lee Tien-Yu Tom ; Hause James Vernon, Semiconductor component having a semiconductor chip mounted to a chip mount.
  82. Iseki Yuji,JPX ; Shizuki Yasushi,JPX ; Yamada Hiroshi,JPX ; Togasaki Takashi,JPX ; Yoshihara Kunio,JPX, Semiconductor device.
  83. Matsubara Hiroshi,JPX, Semiconductor device having a solder drawing layer.
  84. Sudo Toshio (Kawasaki JPX) Saito Kazutaka (Kawasaki JPX) Takubo Chiaki (Yokohama JPX), Semiconductor integrated circuit apparatus.
  85. Iwasaki Hiroshi,JPX, Seminconductor package.
  86. Xiao, Shangyang; Qiu, Weihong; Liu, Jun, Sensing a phase-path current in a coupled-inductor power supply.
  87. Xiao, Shangyang; Qiu, Weihong; Liu, Jun, Sensing a phase-path current in a multiphase power supply such as a coupled-inductor power supply.
  88. Herner, S. Brad, Silicide-silicon oxide-semiconductor antifuse device and method of making.
  89. Herner, S. Brad, Silicide-silicon oxide-semiconductor antifuse device and method of making.
  90. Herner,S. Brad, Silicide-silicon oxide-semiconductor antifuse device and method of making.
  91. Ahn, Kie Y.; Forbes, Leonard, Silicon interposer with optical connections.
  92. Johnson, Mark G.; Knall, N. Johan; Herner, S. Brad, Silicon nitride antifuse for use in diode-antifuse memory arrays.
  93. Dozier ; II Thomas H. ; Khandros Igor Y., Solder preforms.
  94. Xing, Kun, Stackable electronic component.
  95. Igor Y. Khandros ; Thomas H. DiStefano, Stacked chip assembly.
  96. Pflughaupt, L. Elliott; Gibson, David; Kim, Young-Gon; Mitchell, Craig S., Stacked packages.
  97. Pflughaupt, L. Elliott; Gibson, David; Kim, Young-Gon; Mitchell, Craig S.; Zohni, Wael; Mohammed, Ilyas, Stacked packages.
  98. Ahn, Kie Y.; Forbes, Leonard; Cloud, Eugene H., Structure and method for a high-performance electronic packaging assembly.
  99. Stelzl, Alois; Kruger, Hans; Weidner, Karl; Wossler, Manfred, Surface acoustic wave component.
  100. Walker, Andrew J.; Petti, Christopher, TFT mask ROM and method for making same.
  101. Walker, Andrew J.; Petti, Christopher, TFT mask ROM and method for making same.
  102. Walker,Andrew J.; Petti,Christopher, TFT mask ROM and method for making same.
  103. Walker, Andrew J., Thin film transistors with vertically offset drain regions.
  104. Pachamuthu, Jayavel; Rabkin, Peter; Xia, Jilin; Petti, Christopher, Three dimensional memory device containing aluminum source contact via structure and method of making thereof.
  105. Lee, Thomas H.; Subramanian, Vivek; Cleeves, James M.; Johnson, Mark G.; Farmwald, Paul M.; Kouznetsov, Igor G., Three terminal nonvolatile memory device with vertical gated diode.
  106. Johnson, Mark G.; Lee, Thomas H.; Subramanian, Vivek; Farmwald, Paul Michael; Cleeves, James M., Three-dimensional nonvolatile memory and method of fabrication.
  107. Johnson, Mark G., Three-dimensional, mask-programmed read only memory.
  108. Raab, Kurt; Smith, John W., Transferable resilient element for packaging of a semiconductor chip and method therefor.
  109. Forbes, Leonard; Cloud, Eugene H.; Ahn, Kie Y., Transmission lines for CMOS integrated circuits.
  110. Forbes, Leonard; Cloud, Eugene H.; Ahn, Kie Y., Transmission lines for CMOS integrated circuits.
  111. Kouznetsov, Igor G.; Walker, Andrew J., Two mask floating gate EEPROM and method of making.
  112. Kouznetsov, Igor G.; Walker, Andrew J., Two mask floating gate EEPROM and method of making.
  113. Moresco Larry L., Universal multichip interconnect systems.
  114. Cleeves,James M.; Subramanian,Vivek, Vertically stacked field programmable nonvolatile memory and method of fabrication.
  115. Johnson, Mark G.; Lee, Thomas H.; Subramanian, Vivek; Farmwald, Paul Michael, Vertically stacked field programmable nonvolatile memory and method of fabrication.
  116. Johnson, Mark G.; Lee, Thomas H.; Subramanian, Vivek; Farmwald, Paul Michael; Cleeves, James M., Vertically stacked field programmable nonvolatile memory and method of fabrication.
  117. Johnson, Mark G.; Lee, Thomas H.; Subramanian, Vivek; Farmwald, Paul Michael; Cleeves, James M., Vertically stacked field programmable nonvolatile memory and method of fabrication.
  118. Mark G. Johnson ; Thomas H. Lee ; Vivek Subramanian ; Paul Michael Farmwald ; James M. Cleeves, Vertically stacked field programmable nonvolatile memory and method of fabrication.
  119. Subramanian, Vivek; Cleeves, James M., Vertically stacked field programmable nonvolatile memory and method of fabrication.
  120. Subramanian,Vivek; Cleeves,James M., Vertically stacked field programmable nonvolatile memory and method of fabrication.
  121. Subramanian,Vivek; Cleeves,James M., Vertically stacked field programmable nonvolatile memory and method of fabrication.
  122. Subramanian,Vivek; Cleeves,James M., Vertically stacked field programmable nonvolatile memory and method of fabrication.
  123. Johnson, Mark G., Vertically-stacked, field-programmable, nonvolatile memory and method of fabrication.
  124. Johnson, Mark G., Vertically-stacked, field-programmable, nonvolatile memory and method of fabrication.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로