$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method of connecting a semiconductor device to a wiring board 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • B23K-031/00
출원번호 US-0943197 (1986-12-18)
발명자 / 주소
  • Hatada Kenzo (Katano JPX)
출원인 / 주소
  • Matsushita Electric Industrial Co., Ltd. (Osaka JPX 03)
인용정보 피인용 횟수 : 51  인용 특허 : 0

초록

Method of connecting a semiconductor device to a wiring board in which electrical connection of metal bumps of a semiconductor device and wiring pattern of a wiring board is accomplished by pressure application between the bumps and wiring pattern, and mechanical fixing of the semiconductor device o

대표청구항

A method of connecting a semiconductor device to a wiring board comprising: providing a wiring board with a wiring pattern and a semiconductor device with metal bumps; disposing hardenable insulating resin which is stiffened by application of at least one of light and heat between said metal bumps a

이 특허를 인용한 특허 (51)

  1. MacKay Colin A. (Austin TX), Bonding electrical leads to pads on electrical components.
  2. Go Tiong C. (El Toro CA), Bonding of aligned conductive bumps on adjacent surfaces.
  3. Chen, Yu; Gerber, Joel A.; Schreiber, Brian E.; Smith, Joshua W., Circuit elements using z-axis interconnect.
  4. Uchiyama, Kenji, Component mounting method and method of producing electro-optical device.
  5. Shyh-Ming Chang TW; Jwo-huei Jou TW; Yu-Chi Lee TW; Dyi-Chung Hu TW, Composite bump bonding.
  6. Chang Shyh-Ming,TWX ; Lee Yu-Chi,TWX ; Jou Jwo-Huei,TWX, Composite bump structures.
  7. Chang, Shyh-Ming; Yang, Sheng-Shu; An, Chao-Chyun, Contact structure having a compliant bump and a testing area.
  8. Akram, Salman; Farnworth, Warren M.; Wood, Alan G.; Brooks, J. Michael; Cloud, Eugene H., Electrical device allowing for increased device densities.
  9. Akram, Salman; Farnworth, Warren M.; Wood, Alan G.; Brooks, J. Michael; Cloud, Eugene H., Electrical device allowing for increased device densities.
  10. Akram, Salman; Farnworth, Warren M.; Wood, Alan G.; Brooks, J. Michael; Cloud, Eugene H., Electrical device allowing for increased device densities.
  11. Wada, Yoshiyuki; Sakai, Tadahiko, Electronic component mounting method and electronic component mounting device.
  12. Ghoshal Ramkrishna ; Mukerji Prosanto, Epoxy resin composition with cycloaliphatic epoxy-functional siloxane.
  13. Aschenbrenner Rolf,DEX ; Gwiasda Jorg,DEX ; Zakel Elke,DEX ; Eldring Joachim, Flip chip bonding with non conductive adhesive.
  14. Estes Richard H. ; Ito Koji,JPX ; Akita Masanori,JPX ; Mori Toshihiro,JPX, Flip chip mounting technique.
  15. Estes Richard H. ; Ito Koji,JPX ; Akita Masanori,JPX ; Mori Toshihiro,JPX ; Wada Minoru,JPX, Flip chip mounting technique.
  16. Richard H. Estes ; James E. Clayton ; Koji Ito JP; Masanori Akita JP; Toshihiro Mori JP; Minoru Wada JP, Flip chip mounting technique.
  17. Carey David H. (Austin TX), Flip substrate for chip mount.
  18. Flynn James T. (Fairport NY) Ng Yee S. (Fairport NY), LED printer.
  19. Chris M. Schreiber, Metallic microstructure springs and method of making same.
  20. Fujimoto Hiroaki (Hirakata JPX) Hatada Kenzou (Katano JPX) Takeshita Yoshinobu (Kagoshima JPX) Otani Kazuya (Kagoshima JPX) Hidaka Koji (Kushikino JPX) Sakiyama Tsuguo (Kagoshima JPX), Method for attaching semiconductors to a transparent substrate using a light-curable resin.
  21. Chino Toyoji,JPX ; Yoshida Takayuki,JPX ; Matsuda Kenichi,JPX, Method for fabricating semiconductor device.
  22. Toyoji Chino JP; Takayuki Yoshida JP; Kenichi Matsuda JP, Method for fabricating semiconductor device.
  23. Iovdalsky Viktor Anatolievich,RUX, Method for fitting a semiconductor chip.
  24. Repp, R. Scott; Stallman, Pamela M., Method for making an articulatable vehicular window assembly.
  25. Chen Yu ; Gerber Joel A. ; Schreiber Brian E. ; Smith Joshua W., Method for making circuit elements for a z-axis interconnect.
  26. Lewno, Jeffrey A., Method for manufacturing an articulatable vehicular window assembly.
  27. Fukunaga, Akira; Nagasawa, Hiroshi, Method for mounting semiconductor device.
  28. Akira Takashima JP; Mitsutaka Sato JP; Shinichirou Taniguchi JP, Method for producing semiconductor device having increased adhesion between package and semiconductor chip bottom.
  29. Hatada Kenzo (Katano JPX) Fujimoto Hiroaki (Hirakata JPX), Method of connecting electrodes.
  30. Kaneda Yukihiro,JPX ; Takizawa Shuichi,JPX, Method of grinding semiconductor articles.
  31. Ryoichi Morimoto,JPX, Method of mounting a piezoelectric element.
  32. Watanabe Makoto,JPX, Mounting method of semiconductor chip.
  33. Charles,Scott B.; Gross,Kathleen M.; Hackett,Steven C.; Kropp,Michael A.; Schultz,William J.; Thompson,Wendy L., Nanoparticle filled underfill.
  34. Charles,Scott B.; Gross,Kathleen M.; Hackett,Steven C.; Kropp,Michael A.; Schultz,William J.; Thompson,Wendy L., Nanoparticle filled underfill.
  35. Contois Lawrence E. (Webster NY) Ng Yee S. (Fairport NY) Zeise Eric K. (Pittsford NY), Non-impact printhead using a mask with a dye sensitive to and adjusted by light in a first spectrum to balance the trans.
  36. Treliant Fang ; Melissa E. Grupen-Shemansky ; Shun-Meen Kuo, Nonconductive laminate for coupling substrates and method therefor.
  37. Jairazbhoy Vivek Amir ; McMillan ; II Richard Keith ; Pao Yi-Hsin, Optimized solder joints and lifter pads for improving the solder joint life of surface mount chips.
  38. Sofia John W. (Wakefield MA) Hallowell David L. (Westford MA), Outer lead tape automated bonding system.
  39. Tsukagoshi Isao,JPX ; Yamaguchi Yutaka,JPX ; Nakajima Atsuo,JPX ; Goto Yasushi,JPX, Process for connecting circuits and adhesive film used therefor.
  40. Wolk Martin B. (Woodbury MN) Isberg Thomas A. (Apple Valley MN) Kropp Michael A. (Cottage Grove MN) Dower William V. (St. Paul MN) Gerber Joel A. (St. Paul MN), Process for making a Z-axis adhesive and establishing electrical interconnection therewith.
  41. Hashimoto, Nobuaki, Semiconductor device and method of manufacture thereof, circuit board and electronic instrument.
  42. Hasimoto,Nobuaki, Semiconductor device and method of manufacture thereof, circuit board and electronic instrument.
  43. Hashimoto,Nobuaki, Semiconductor device, circuit board and electronic instrument that include an adhesive with conductive particles therein.
  44. Hashimoto, Nobuaki, Semiconductor device, method of connecting a semiconductor chip, circuit board, and electronic equipment.
  45. Nobuaki Hashimoto JP, Semiconductor device, method of connecting a semiconductor chip, circuit board, and electronic equipment.
  46. Dotsenko, Vladimir V., Superconductive multi-chip module for high speed digital circuits.
  47. Kwon,Soon Bog; Lee,Sang Hun; Moon,Yang Sik; Hong,Ki Pyo; Cho,Yoon Kuen, Tape substrate and method for fabricating the same.
  48. Lewno, Jeffrey A., Vehicular rear sliding window assembly.
  49. Lewno, Jeffrey A., Vehicular sliding window assembly.
  50. Repp, R. Scott; Stallman, Pamela M., Window assembly for vehicle.
  51. Repp,R. Scott; Stallman,Pamela M, Window assembly suitable for use in a vehicle.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로