$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Voltage-switching device 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H03K-017/60
출원번호 US-0900484 (1986-08-26)
우선권정보 FR-0013278 (1985-09-06)
발명자 / 주소
  • Rambert Bernard (Chatillon Sous Bagneux FRX)
출원인 / 주소
  • Thomson-CSF (Paris FRX 03)
인용정보 피인용 횟수 : 43  인용 특허 : 0

초록

In a voltage-switching device for such applications as the control of electron tube grids in the field of radar or telecommunications, the total voltages to be switched are distributed at the terminals of a series-connected array of MOS field-effect transistors, thereby ensuring that each individual

대표청구항

A voltage-switching element, wherein said voltage-switching element has a first input and a first output connected in parallel through a forward-biased diode, a resistor, a capacitor and a resistor connected in series, and a second input connected to the source of an insulated-gate field-effect (MOS

이 특허를 인용한 특허 (43)

  1. Grimm, Michael; Chen, Jun, Adaptive cascode circuit using MOS transistors.
  2. Grimm, Michael; Chen, Jun, Adaptive cascode circuit using MOS transistors.
  3. Mauder, Anton; Hirler, Franz, Cascode circuit.
  4. Tognoni Keith I. (Leominster MA), Cathode ray tube deflection circuit with solid state switch.
  5. Liu, Jing-Meng, Circuit and method for short circuit protection.
  6. Weis, Rolf, Circuit arrangement having a first semiconductor switch and a second semiconductor switch.
  7. Weis, Rolf; Deboy, Gerald, Circuit arrangement with a rectifier circuit.
  8. Weis, Rolf; Deboy, Gerald, Circuit arrangement with a rectifier circuit.
  9. Weis, Rolf; Deboy, Gerald, Circuit arrangement with a rectifier circuit.
  10. Jacobs Mark E. ; Thottuvelil Vijayan J. ; Timm Kenneth J., Controller for a power switch and method of operation thereof.
  11. Jacobs Mark E. ; Thottuvelil Vijayan J. ; Timm Kenneth J., Controller for a power switch and method of operation thereof.
  12. Jacobs Mark E. ; Thottuvelil Vijayan J. ; Timm Kenneth J., Controller for a power switch and method of operation thereof.
  13. Klas-Hakan Eklund SE, Coupling for active semi-conductor components.
  14. Heijden, Mark Peter; Leenaerts, Dominicus; Apostolidou, Melina, Electronic circuit with cascode amplifier.
  15. Bhutta, Imran Ahmed, Electronically variable capacitor and RF matching network incorporating same.
  16. Pobanz, Carl Walter, FET active load and current source.
  17. Ezzeddine Amin K. (Plainsboro NJ), High frequency switching device.
  18. Bhutta, Imran Ahmed, High speed high voltage switching circuit.
  19. Lee, Edward K. F., High voltage current source and voltage expander in low voltage process.
  20. Killat, Dirk, High voltage push-pull driver on standard CMOS.
  21. Bhutta, Imran, High voltage switching circuit.
  22. Ayasli Yalcin (Lexington MA) Katzin Peter J. (Arlington MA), High-power rf switching system.
  23. Gruber, Berthold; Hehn, Lars, Integrated circuit having a predefined dielectric strength.
  24. Weis, Rolf, Integrated circuit with at least two switches.
  25. Wright Michael E. (Berkeley CA), Level and edge sensitive input circuit.
  26. Williams Richard K. ; Grabowski Wayne B., Method of forming vertical mosfet device having voltage clamped gate and self-aligned contact.
  27. Hajimiri, Seyed-Ali; Kee, Scott D.; Aoki, Ichiri, Multi-cascode transistors.
  28. Williams Richard K., Power MOSFET having voltage-clamped gate.
  29. Bhutta, Imran Ahmed, RF impedance matching network.
  30. Bhutta, Imran Ahmed, RF impedance matching network.
  31. Bhutta, Imran Ahmed, RF impedance matching network.
  32. Bhutta, Imran Ahmed, RF impedance matching network.
  33. Mavretic, Anton, RF impedance matching network.
  34. Mavretic, Anton, RF impedance matching network.
  35. Shiraki, Satoshi; Ban, Hiroyuki; Yamada, Akira, Semiconductor device and method for manufacturing the same.
  36. Weis, Rolf; Hirler, Franz; Feldtkeller, Martin; Deboy, Gerald; Stecher, Matthias; Willmeroth, Armin, Semiconductor device arrangement with a first semiconductor device and with a plurality of second semiconductor devices.
  37. Weis, Rolf; Hirler, Franz; Feldtkeller, Martin; Deboy, Gerald; Stecher, Matthias; Willmeroth, Armin, Semiconductor device arrangement with a first semiconductor device and with a plurality of second semiconductor devices.
  38. Weis, Rolf; Hirler, Franz; Feldtkeller, Martin; Deboy, Gerald; Stecher, Matthias; Willmeroth, Armin, Semiconductor device arrangement with a first semiconductor device and with a plurality of second semiconductor devices.
  39. Mavretic, Anton, Switching circuit.
  40. Mavretic, Anton, Switching circuit.
  41. Mavretic, Anton, Switching circuit for RF currents.
  42. Hasegawa, Kohei; Yasuzumi, Takenori, Switching unit and power supply circuit.
  43. Hasegawa, Kohei; Yasuzumi, Takenori, Switching unit and power supply circuit.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로