$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Microprocessor oriented configurable logic element 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G11C-013/00
출원번호 US-0845287 (1986-03-28)
발명자 / 주소
  • Carter William S. (Santa Clara CA)
출원인 / 주소
  • Xilinx, Inc. (San Jose CA 02)
인용정보 피인용 횟수 : 211  인용 특허 : 0

초록 ▼

A microprocessor controlled configurable logic circuit achieves versatility by including a configurable combinational logic element, a configurable storage circuit, a configurable status buffer, and a configurable output select logic. The input signals to the configurable combinational logic element

대표청구항 ▼

A configurable logic element comprising: means for receiving a first plurality of N binary input signals; means for receiving a second plurality of M binary feedback signals; means for selecting K of said M+N binary signals (where K≤M+N); configurable combinational logic means for receiving said K b

이 특허를 인용한 특허 (211)

  1. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
    상세보기
  2. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
    상세보기
  3. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
    상세보기
  4. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
    상세보기
  5. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
    상세보기
  6. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements.
    상세보기
  7. Master, Paul L.; Uvacek, Bohumir, Apparatus and method for adaptive multimedia reception and transmission in communication environments.
    상세보기
  8. Butts Michael R. ; Batcheller Jon A., Apparatus and method for performing computations with electrically reconfigurable logic devices.
    상세보기
  9. Yamada Migaki,JPX, Apparatus for and method of terminal setting of integrated circuit.
    상세보기
  10. Stephen P. Sample ; Michael R. D'Amour ; Thomas S. Payne, Apparatus for emulation of electronic hardware system.
    상세보기
  11. Sample, Stephen P.; D'Amour, Michael R.; Payne, Thomas S., Apparatus for emulation of electronic systems.
    상세보기
  12. Herron,Nigel G.; Thorne,Eric J.; Wang,Qingqi, Apparatus for testing an interconnecting logic fabric.
    상세보기
  13. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
    상세보기
  14. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
    상세보기
  15. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
    상세보기
  16. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements.
    상세보기
  17. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements.
    상세보기
  18. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements.
    상세보기
  19. Ting, Benjamin S., Architecture and interconnect scheme for programmable logic circuits.
    상세보기
  20. Ting, Benjamin S., Architecture and interconnect scheme for programmable logic circuits.
    상세보기
  21. Ting,Benjamin S., Architecture and interconnect scheme for programmable logic circuits.
    상세보기
  22. Perner Frederick A., Arithmetic cell for field programmable devices.
    상세보기
  23. Sharon Sheau-Pyng Lin, Array board interconnect system and method.
    상세보기
  24. Agrawal Om P. (San Jose CA) Wright Michael J. (Menlo Park CA) Shen Ju (San Jose CA), Array of configurable logic blocks each including a look up table having inputs coupled to a first multiplexer and havin.
    상세보기
  25. Agrawal Om P. (San Jose CA) Wright Michael J. (Menlo Park CA) Shen Ju (San Jose CA), Array of configurable logic blocks including cascadable lookup tables.
    상세보기
  26. Chiang David ; Jenkins ; IV Jesse H. ; Olah Robert A., Bus-hold circuit having a defined state during set-up of an in-system programmable device.
    상세보기
  27. Kryzak,Joseph Neil; Hoelscher,Aaron J.; Rock,Thomas E., Channel bonding of a plurality of multi-gigabit transceivers.
    상세보기
  28. Vorbach, Martin, Chip including memory element storing higher level memory data on a page by page basis.
    상세보기
  29. Umbach, Gert, Circuit architecture for an integrated circuit.
    상세보기
  30. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James, Communications module, device, and method for implementing a system acquisition function.
    상세보기
  31. Kean Thomas A.,GBX, Configurable cellular array.
    상세보기
  32. Master, Paul L.; Watson, John, Configurable hardware based digital imaging apparatus.
    상세보기
  33. Agrawal Om Prakash ; Wright Michael James ; Shen Ju, Configurable logic array including IOB to longlines interconnect means for providing selectable access to plural longlines from each IOB (input/output block).
    상세보기
  34. Douglass, Stephen M.; Ansari, Ahmad R., Configurable logic fabric including two fixed logic processors with individual interface to receive availability signal from custom operation code configured processor.
    상세보기
  35. Vorbach, Martin; Nuckel, Armin, Configurable logic integrated circuit having a multidimensional structure of configurable elements.
    상세보기
  36. Cheung Edmond Y. ; Erickson Charles R., Configuration logic to eliminate signal contention during reconfiguration.
    상세보기
  37. Cheung Edmond Y. ; Erickson Charles R., Configuration logic to eliminate signal contention during reconfiguration.
    상세보기
  38. Sharon Sheau-Pyng Lin ; Ping-Sheng Tseng, Converification system and method.
    상세보기
  39. Dante, Conrad, Converting bits to vectors in a programmable logic device.
    상세보기
  40. Douglass, Stephen M.; Ansari, Ahmad R., Custom code processing in PGA by providing instructions from fixed logic processor portion to programmable dedicated processor portion.
    상세보기
  41. Dong Kyeun Kim KR; Jong Hoon Park KR; San Ha Park KR, Data I/O buffer control circuit.
    상세보기
  42. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing system having integrated pipelined array data processor.
    상세보기
  43. Frederick, Michael T.; Somani, Arun K., Depth-optimal mapping of logic chains in reconfigurable fabrics.
    상세보기
  44. Veenstra Kerry S., Embedded memory block with FIFO mode for programmable logic device.
    상세보기
  45. Veenstra Kerry S., Embedded memory block with FIFO mode for programmable logic device.
    상세보기
  46. Sample Stephen P. ; Bershteyn Mikhail ; Butts Michael R. ; Bauer Jerry R., Emulation system with time-multiplexed interconnect.
    상세보기
  47. Stephen P. Sample ; Mikhail Bershteyn ; Michael R. Butts ; Jerry R. Bauer, Emulation system with time-multiplexed interconnect.
    상세보기
  48. Furtek, Frederick Curtis; Master, Paul L., External memory controller.
    상세보기
  49. Furtek, Frederick Curtis; Master, Paul L., External memory controller node.
    상세보기
  50. Furtek, Frederick Curtis; Master, Paul L., External memory controller node.
    상세보기
  51. Furtek, Fredrick Curtis; Master, Paul L., External memory controller node.
    상세보기
  52. Furtek, Fredrick Curtis; Master, Paul L., External memory controller node.
    상세보기
  53. Schultz, David P., FPGA and embedded circuitry initialization and processing.
    상세보기
  54. Tavana Danesh ; Yee Wilson K. ; Holen Victor A., FPGA architecture with repeatable titles including routing matrices and logic matrices.
    상세보기
  55. Goetting F. Erich, FPGA having logic cells configured by SRAM memory cells and interconnect configured by antifuses.
    상세보기
  56. Furtek Frederick C. ; Mason Martin T. ; Luking Robert B., FPGA logic cell internal structure including pair of look-up tables.
    상세보기
  57. Furtek Frederick C. ; Mason Martin T. ; Luking Robert B., FPGA structure having main, column and sector clock lines.
    상세보기
  58. Furtek Frederick C. ; Mason Martin T. ; Luking Robert B., FPGA structure having main, column and sector reset lines.
    상세보기
  59. Furtek Frederick C. ; Mason Martin T. ; Luking Robert B., Field programmable gate array having access to orthogonal and diagonal adjacent neighboring cells.
    상세보기
  60. Furtek Frederick C. ; Mason Martin T. ; Luking Robert B., Field programmable gate array with distributed RAM and increased cell utilization.
    상세보기
  61. Steele Randy Charles ; Chinnow ; Jr. Duane H., Field programmable gate array with high speed SRAM based configurable function block configurable as high performance logic or block of SRAM.
    상세보기
  62. Barbier Jean,FRX ; LePape Olivier,FRX ; Reblewski Frederic,FRX, Field programmable gate array with integrated debugging facilities.
    상세보기
  63. Bhat Narasimha B. (Berkeley CA) Chaudhary Kamal (Berkeley CA), Field programmable logic device with dynamic interconnections to a dynamic logic core.
    상세보기
  64. Cory,Warren E.; Ghia,Atul V., Flexible channel bonding and clock correction operations on a multi-block data path.
    상세보기
  65. McGowan John E. ; Plants William C. ; Landry Joel D. ; Kaptanoglu Sinan ; Miller Warren K., Flexible, high-performance static RAM architecture for field-programmable gate arrays.
    상세보기
  66. Gould Scott Whitney, Function generator for programmable gate array.
    상세보기
  67. Kean Thomas A.,GB6, Function unit for fine-gained FPGA.
    상세보기
  68. de Buren, Philip H.; Ganesan, Subramanian; Singh, Jinny, Generating user clocks for a prototyping environment.
    상세보기
  69. Sample Stephen P. ; D'Amour Michael R. ; Payne Thomas S., Hardware logic emulation system.
    상세보기
  70. Butts Michael R. (Portland OR) Batcheller Jon A. (Newberg OR), Hardware logic emulation system with memory capability.
    상세보기
  71. Menon,Suresh M.; Ghia,Atul V.; Cory,Warren E.; Sasaki,Paul T.; Freidin,Philip M.; Asuncion,Santiago G.; Costello,Philip D.; Vadi,Vasisht M.; Bekele,Adebabay M.; Verma,Hare K., High speed configurable transceiver architecture.
    상세보기
  72. McKinley David E. ; Pope Steven, Hot reconfigurable parallel bus bridging circuit.
    상세보기
  73. Furtek, Frederick Curtis; Master, Paul L.; Plunkett, Robert Thomas, Input/output controller node in an adaptable computing environment.
    상세보기
  74. Gan, Andy H.; Herron, Nigel G., Insertable block tile for interconnecting to a device embedded in an integrated circuit.
    상세보기
  75. Heinrich David F. ; Tavallaei Saimak ; Basile Barry S., Integration of bidirectional switches with programmable logic.
    상세보기
  76. Laramie Michael J., Interconnect structure between heterogeneous core regions in a programmable array.
    상세보기
  77. Laramie Michael J., Interconnect structure between heterogeneous core regions in a programmable array.
    상세보기
  78. Lewis,David; Schleicher,James, LUT-based logic element with support for Shannon decomposition and associated method.
    상세보기
  79. Pierce, David; Hammer, Michael; Caslis, Brian M., Logic analyzer systems and methods for programmable logic devices.
    상세보기
  80. Pierce, David; Hammer, Michael; Caslis, Brian M., Logic analyzer systems and methods for programmable logic devices.
    상세보기
  81. Agrawal Om Prakash ; Wright Michael James ; Shen Ju, Logic device (PLD) having direct connections between configurable logic blocks (CLBs) and configurable input/output bloc.
    상세보기
  82. Frederick, Michael T.; Somani, Arun K., Logic element architecture for generic logic chains in programmable devices.
    상세보기
  83. Wilson Stanley ; Chan King W. ; Frappier Mark, Logic function module for field programmable array.
    상세보기
  84. Galbraith Douglas C. (Fremont CA) El Gamal Abbas (Palo Alto CA) Greene Jonathan W. (Palo Alto CA), Logic module for a programmable logic device.
    상세보기
  85. Galbraith Douglas C. ; El Gamal Abbas ; Greene Jonathan W., Logic module with configurable combinational and sequential blocks.
    상세보기
  86. Saitoh Minoru (Kawasaki JPX) Sasaki Toshihide (Shioya-gun JPX) Tsukamoto Hiroshi (Shioya-gun JPX) Yajima Michinori (Shioya-gun JPX) Komatsu Hiroaki (Kawasaki JPX), Logic simulation apparatus based on dedicated hardware simulating a logic circuit and selectable to form a processing sc.
    상세보기
  87. Cliff Richard G. (Santa Clara CA) Cope L. Todd (San Jose CA) Veenstra Kerry (Concord CA) Pedersen Bruce B. (Santa Clara CA), Look up table implementation of fast carry for adders and counters.
    상세보기
  88. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
    상세보기
  89. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
    상세보기
  90. Lin Sharon Sheau-Pyng ; Tseng Ping-Sheng, Memory simulation system and method.
    상세보기
  91. Kuijsten Han, Method and apparatus for a trace buffer in an emulation system.
    상세보기
  92. Chen Tao Shinn ; Bui Dam Van, Method and apparatus for configurable memory emulation.
    상세보기
  93. Sample Stephen P. ; Bershteyn Mikhail, Method and apparatus for design verification using emulation and simulation.
    상세보기
  94. Huang Thomas B., Method and apparatus for emulating multi-ported memory circuits.
    상세보기
  95. Cory,Warren E., Method and apparatus for operating a transceiver in different data rates.
    상세보기
  96. Douglass,Stephen M.; Ansari,Ahmad R., Method and apparatus for processing data with a programmable gate array using fixed and programmable processors.
    상세보기
  97. Kfir, Alon; Beletsky, Platon, Method and apparatus for rewinding emulated memory circuits.
    상세보기
  98. Gan, Andy H., Method and apparatus for routing interconnects to devices with dissimilar pitches.
    상세보기
  99. Ansari,Ahmad R.; Vashi,Mehul R., Method and apparatus for synchronized buses.
    상세보기
  100. Fang, Ying, Method and apparatus for testing an embedded device.
    상세보기
  101. Herron,Nigel G.; Thorne,Eric J.; Wang,Qingqi, Method and apparatus for testing circuitry embedded within a field programmable gate array.
    상세보기
  102. Burnley,Richard P.; Oda,Shizuka; Gan,Andy H., Method and apparatus for timing modeling.
    상세보기
  103. Oda,Shizuka; Burnley,Richard P., Method and apparatus for timing modeling.
    상세보기
  104. Pani, Peter M.; Ting, Benjamin S., Method and apparatus for universal program controlled bus architecture.
    상세보기
  105. Pani,Peter M.; Ting,Benjamin S., Method and apparatus for universal program controlled bus architecture.
    상세보기
  106. Master, Paul L., Method and system for achieving individualized protected space in an operating system.
    상세보기
  107. Yin, Robert; Vashi, Mehul R., Method and system for controlling default values of flip-flops in PGA/ASIC-based designs.
    상세보기
  108. Sanchez, Reno L.; Linn, John H., Method and system for creating a customized support package for an FPGA-based system-on-chip (SoC).
    상세보기
  109. Sanchez, Reno L.; Linn, John H., Method and system for creating a customized support package for an FPGA-based system-on-chip (SoC).
    상세보기
  110. Sanchez,Reno L.; Linn,John H., Method and system for creating a customized support package for an FPGA-based system-on-chip (SoC).
    상세보기
  111. Master, Paul L., Method and system for creating and programming an adaptive computing engine.
    상세보기
  112. Schultz,David P., Method and system for flexibly nesting JTAG TAP controllers for FPGA-based system-on-chip (SoC).
    상세보기
  113. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
    상세보기
  114. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
    상세보기
  115. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
    상세보기
  116. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
    상세보기
  117. Scheuermann, W. James, Method and system for reconfigurable channel coding.
    상세보기
  118. Scheuermann, W. James, Method and system for reconfigurable channel coding.
    상세보기
  119. Scheuermann, W. James, Method and system for reconfigurable channel coding.
    상세보기
  120. Scheuermann, W. James, Method and system for reconfigurable channel coding.
    상세보기
  121. Butts Michael R. ; Batcheller Jon A., Method for performing simulation using a hardware logic emulation system.
    상세보기
  122. Vorbach, Martin; May, Frank; Weinhardt, Markus; Cardoso, Joao Manuel Paiva, Method for processing data.
    상세보기
  123. Douglass, Stephen M., Method of designing integrated circuit having both configurable and fixed logic circuitry.
    상세보기
  124. Wicker, Jr., David J., Method of optimizing routing in a programmable logic device.
    상세보기
  125. Vorbach, Martin; Baumgarte, Volker; May, Frank; Nuckel, Armin, Method of processing data with an array of data processors according to application ID.
    상세보기
  126. Dante, Conrad, Method of routing in a programmable logic device.
    상세보기
  127. Butts, Michael R.; Batcheller, Jon A., Method of using electronically reconfigurable logic circuits.
    상세보기
  128. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
    상세보기
  129. Lee,Andy L.; McClintock,Cameron; Johnson,Brian; Cliff,Richard; Reddy,Srinivas; Lane,Chris; Leventis,Paul; Betz,Vaughn Timothy; Lewis,David, Methods for designing PLD architectures for flexible placement of IP function blocks.
    상세보기
  130. New Bernard J. ; Harmon ; Jr. William J., Microprocessor with distributed registers accessible by programmable logic device.
    상세보기
  131. Vorbach, Martin; Baumgarte, Volker; May, Frank; Nuckel, Armin, Multi-processor bus and cache interconnection system.
    상세보기
  132. Vorbach, Martin, Multi-processor with selectively interconnected memory units.
    상세보기
  133. Masleid, Robert P., Multi-write memory circuit with a data input and a clock input.
    상세보기
  134. Reddy, Srinivas; Jefferson, David; Lane, Christopher F.; Santurkar, Vikram; Cliff, Richard, Multiple size memories in a programmable logic device.
    상세보기
  135. Vorbach, Martin, Multiprocessor having associated RAM units.
    상세보기
  136. Vorbach, Martin; Baumgarte, Volker, Multiprocessor having runtime adjustable clock and clock dependent power supply.
    상세보기
  137. Sasaki,Paul T.; Menon,Suresh M.; Ghia,Atul V.; Cory,Warren E.; Verma,Hare K.; Freidin,Philip M., Network physical layer with embedded multi-standard CRC generator.
    상세보기
  138. Hennenhoefer Eric Todd ; Raymond Jonathan Henry, Optimized multiplexer structure for emulation systems.
    상세보기
  139. Lee, Andy L.; McClintock, Cameron R.; Johnson, Brian D.; Cliff, Richard G.; Reddy, Srinivas T.; Lane, Christopher F.; Leventis, Paul; Betz, Vaughn; Lewis, David, PLD architecture for flexible placement of IP function blocks.
    상세보기
  140. Lee, Andy L.; McClintock, Cameron R.; Johnson, Brian D.; Cliff, Richard G.; Reddy, Srinivas T.; Lane, Christopher F.; Leventis, Paul; Betz, Vaughn; Lewis, David, PLD architecture for flexible placement of IP function blocks.
    상세보기
  141. Lee, Andy L.; McClintock, Cameron; Johnson, Brian; Cliff, Richard; Reddy, Srinivas; Lane, Chris; Leventis, Paul; Betz, Vaughn Timothy; Lewis, David, PLD architecture for flexible placement of IP function blocks.
    상세보기
  142. Lee, Andy L.; McClintock, Cameron; Johnson, Brian; Cliff, Richard; Reddy, Srinivas; Lane, Chris; Leventis, Paul; Betz, Vaughn Timothy; Lewis, David, PLD architecture for flexible placement of IP function blocks.
    상세보기
  143. Lee, Andy L.; McClintock, Cameron; Johnson, Brian; Cliff, Richard; Reddy, Srinivas; Lane, Christopher; Leventis, Paul; Betz, Vaughn Timothy; Lewis, David, PLD architecture for flexible placement of IP function blocks.
    상세보기
  144. Dante,Conrad, Performing conditional operations in a programmable logic device.
    상세보기
  145. Scheuermann,W. James, Processing architecture for a reconfigurable arithmetic node.
    상세보기
  146. Vorbach, Martin, Processor arrangement on a chip including data processing, memory, and interface elements.
    상세보기
  147. Master, Paul L., Profiling of software and circuit designs utilizing data operation analyses.
    상세보기
  148. Chan Andrew K. ; Birkner John M. ; Chua Hua-Thye, Programmable application specific integrated circuit and logic cell.
    상세보기
  149. Chan Andrew K. (Palo Alto CA) Birkner John M. (Portola Valley CA) Chua Hua-Thye (Los Alto Hills CA), Programmable application specific integrated circuit and logic cell therefor.
    상세보기
  150. Chan Andrew K. (Palo Alto CA) Birkner John M. (Woodside CA) Chua Hua T. (Los Altos Hills CA), Programmable application specific integrated circuit and logic cell therefor.
    상세보기
  151. Chan Andrew K. ; Birkner John M. ; Chua Hua-Thye, Programmable application specific integrated circuit and logic cell therefor.
    상세보기
  152. Chan Andrew K. ; Birkner John M. ; Chua Hua-Thye, Programmable application specific integrated circuit and logic cell therefor.
    상세보기
  153. Churcher Stephen,GBX ; Longstaff Simon A.,GBX, Programmable delay element.
    상세보기
  154. Churcher Stephen,GBX ; Longstaff Simon A.,GBX, Programmable delay element.
    상세보기
  155. Churcher Stephen,GBX ; Longstaff Simon A.,GBX, Programmable delay element.
    상세보기
  156. Schultz,David P.; Douglass,Stephen M.; Young,Steven P.; Herron,Nigel G.; Vashi,Mehul R.; Sowards,Jane W., Programmable gate array and embedded circuitry initialization and processing.
    상세보기
  157. Douglass, Stephen M.; Young, Steven P.; Herron, Nigel G.; Vashi, Mehul R.; Sowards, Jane W., Programmable gate array having interconnecting logic to support embedded fixed logic circuitry.
    상세보기
  158. Ansari, Ahmad R., Programmable interactive verification agent.
    상세보기
  159. El Gamal Abbas (Palo Alto CA) El-Ayat Khaled A. (Cupertino CA) Mohsen Amr (Saratoga CA), Programmable interconnect architecture.
    상세보기
  160. Gamal Abbas El ; El-Avat Khaled A. ; Mohsen Amr, Programmable interconnect architecture.
    상세보기
  161. Cliff Richard G. ; Cope L. Todd ; Veenstra Kerry ; Pedersen Bruce B., Programmable logic array circuits comprising look up table implementation of fast carry adders and counters.
    상세보기
  162. Cliff Richard G. (Milpitas CA) Cope L. Todd (San Jose CA) McClintock Cameron R. (Mountain View CA) Leong William (San Francisco CA) Watson James A. (Santa Clara CA) Huang Joseph (San Jose CA) Ahanin , Programmable logic array integrated circuits.
    상세보기
  163. Cliff Richard G. ; Cope L. Todd ; Mc Clintock Cameron R. ; Leong William ; Watson James A. ; Huang Joseph ; Ahanin Bahram, Programmable logic array integrated circuits.
    상세보기
  164. Cliff Richard G. ; Cope L. Todd ; Mc Clintock Cameron R. ; Leong William ; Watson James A. ; Huang Joseph ; Ahanin Bahram, Programmable logic array integrated circuits.
    상세보기
  165. Cliff Richard G. ; Cope L. Todd ; Mc Clintock Cameron R. ; Leong William ; Watson James A. ; Huang Joseph ; Ahanin Bahram, Programmable logic array integrated circuits.
    상세보기
  166. Cliff Richard G. ; Cope L. Todd ; Mc Clintock Cameron R. ; Leong William ; Watson James A. ; Huang Joseph ; Ahanin Bahram, Programmable logic array integrated circuits.
    상세보기
  167. Cliff Richard G. ; Cope L. Todd ; Mc Clintock Cameron R. ; Leong William ; Watson James A. ; Huang Joseph ; Ahanin Bahram, Programmable logic array integrated circuits.
    상세보기
  168. Cliff Richard G. ; Cope L. Todd ; McClintock Cameron R. ; Leong William ; Watson James A. ; Huang Joseph ; Ahanin Bahram, Programmable logic array integrated circuits.
    상세보기
  169. Cliff Richard G. ; Cope L. Todd ; McClintock Cameron R. ; Leong William ; Watson James A. ; Huang Joseph ; Ahanin Bahram, Programmable logic array integrated circuits.
    상세보기
  170. Cliff Richard G. ; Cope L. Todd ; McClintock Cameron R. ; Leong William ; Watson James A. ; Huang Joseph ; Ahanin Bahram, Programmable logic array integrated circuits.
    상세보기
  171. Cliff, Richard G.; Ahanin, Bahram; Lytle, Craig Schilling; Heile, Francis B.; Pedersen, Bruce B.; Veenstra, Kerry, Programmable logic array integrated circuits.
    상세보기
  172. Cliff, Richard G.; Cope, L. Todd; Mc Clintock, Cameron R.; Leong, William; Watson, James A.; Huang, Joseph; Ahanin, Bahram, Programmable logic array integrated circuits.
    상세보기
  173. Lee Fung Fung ; Cliff Richard G. ; Cope L. Todd,MYX ; McClintock Cameron R. ; Leong William ; Watson James A. ; Huang Joseph ; Ahanin Bahram, Programmable logic array integrated circuits.
    상세보기
  174. Abbott Curtis, Programmable logic datapath that may be used in a field programmable device.
    상세보기
  175. Abbott, Curtis, Programmable logic datapath that may be used in a field programmable device.
    상세보기
  176. Curtis Abbott, Programmable logic datapath that may be used in a field programmable device.
    상세보기
  177. Tony K. Ngai ; Rakesh H. Patel ; Srinivas T. Reddy ; Richard G. Cliff, Programmable logic device having embedded dual-port random access memory configurable as single-port memory.
    상세보기
  178. Crotty, Patrick J.; Pi, Tao, Programmable logic device having heterogeneous programmable logic blocks.
    상세보기
  179. Crotty,Patrick J.; Pi,Tao, Programmable logic device having heterogeneous programmable logic blocks.
    상세보기
  180. Lewis,David; Cashman,David, Programmable logic device having logic array block interconnect lines that can interconnect logic elements in different logic blocks.
    상세보기
  181. Lewis,David; Cashman,David, Programmable logic device having redundancy with logic element granularity.
    상세보기
  182. Dao,Khang Kim; Baxter,Glenn A., Programmable logic device including programmable interface core and central processing unit.
    상세보기
  183. Dao,Khang Kim; Baxter,Glenn A., Programmable logic device including programmable interface core and central processing unit.
    상세보기
  184. Dao,Khang Kim; Baxter,Glenn A., Programmable logic device including programmable interface core and central processing unit.
    상세보기
  185. El Ayat Khaled A. (Cupertino CA) Bakker Gregory W. (Sunnyvale CA) Lien Jung-Cheun (San Jose CA) Plants William C. (Santa Clara CA) Kaptanoglu Sinan (San Carlos CA) Gopisetty Runip (Los Gatos CA) Chan, Programmable logic module and architecture for field programmable gate array device.
    상세보기
  186. Sung Chiakang ; Chang Wanli ; Huang Joseph ; Cliff Richard G. ; Cope L. Todd ; Leong ; deceased William ; Leong ; legal representative by Louis, Programming and verification address generation for random access memory blocks in programmable logic array integrated circuit devices.
    상세보기
  187. Barbier, Jean; LePape, Olivier; Reblewski, Frederic, Reconfigurable integrated circuit with integrated debugging facilities and scalable programmable interconnect.
    상세보기
  188. Reblewski, Frederic; Lepaps, Olivier; Barbier, Jean, Regionally time multiplexed emulation system.
    상세보기
  189. Reblewski,Frederic; LePape,Olivier; Barbier,Jean, Regionally time multiplexed emulation system.
    상세보기
  190. Wang Steven ; Tseng Ping-Sheng ; Lin Sharon Sheau-Pyng ; Tsay Ren-Song ; Sun Richard Yachyang ; Shen Quincy Kun-Hsu ; Tsai Mike Mon Yen, Simulation server system and method.
    상세보기
  191. Tseng Ping-Sheng ; Lin Sharon Sheau-Pyng ; Shen Quincy Kun-Hsu ; Sun Richard Yachyang ; Tsai Mike Mon Yen ; Tsay Ren-Song ; Wang Steven, Simulation/emulation system and method.
    상세보기
  192. Wicker, Jr., David J., State machine in a programmable logic device.
    상세보기
  193. Andy Lee, Static random access memory circuits.
    상세보기
  194. Lee Andy, Static random access memory circuits.
    상세보기
  195. Master,Paul L.; Watson,John, Storage and delivery of device features.
    상세보기
  196. Master, Paul L.; Watson, John, System for adapting device standards after manufacture.
    상세보기
  197. Katragadda, Ramana; Spoltore, Paul; Howard, Ric, Task definition for specifying resource requirements.
    상세보기
  198. Herron,Nigel G.; Thorne,Eric J.; Wang,Qingqi; Correale, Jr.,Anthony; Dick,Thomas Anderson, Testing a programmable logic device with embedded fixed logic using a scan chain.
    상세보기
  199. Yin, Robert, Testing address lines of a memory controller.
    상세보기
  200. Yin,Robert, Testing address lines of a memory controller.
    상세보기
  201. Burnley, Richard P., Timing performance analysis.
    상세보기
  202. Burnley,Richard P., Timing performance analysis.
    상세보기
  203. Tseng Ping-Sheng ; Lin Sharon Sheau-Ping ; Shen Quincy Kun-Hsu, Timing-insensitive glitch-free logic system and method.
    상세보기
  204. Pedersen Bruce B., Variable depth memories for programmable logic devices.
    상세보기
  205. Dante, Conrad; Rutledge, David Lee; Wicker, Jr., David J., Vector routing in a programmable logic device.
    상세보기
  206. Pedersen,Bruce B, Versatile RAM for a programmable logic device.
    상세보기
  207. Pedersen,Bruce B, Versatile RAM for programmable logic device.
    상세보기
  208. Lewis, David M.; Leventis, Paul; Lee, Andy L.; Kim, Henry; Pedersen, Bruce; Wysocki, Chris; Lane, Christopher F.; Marquardt, Alexander; Santurkar, Vikram; Betz, Vaughn, Versatile logic element and logic array block.
    상세보기
  209. Lewis, David M.; Leventis, Paul; Lee, Andy L.; Kim, Henry; Pedersen, Bruce; Wysocki, Chris; Lane, Christopher F.; Marquardt, Alexander; Santurkar, Vikram; Betz, Vaughn, Versatile logic element and logic array block.
    상세보기
  210. Lewis,David M.; Leventis,Paul; Lee,Andy L.; Kim,Henry; Pedersen,Bruce; Wysocki,Chris; Lane,Christopher F.; Marquardt,Alexander; Santurkar,Vikram; Betz,Vaughn, Versatile logic element and logic array block.
    상세보기
  211. Lewis,David M.; Leventis,Paul; Lee,Andy L.; Kim,Henry; Pedersen,Bruce; Wysocki,Chris; Lane,Christopher F.; Marquardt,Alexander; Santurkar,Vikram; Betz,Vaughn Timothy, Versatile logic element and logic array block.
    상세보기

관련 콘텐츠

섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로