$\require{mediawiki-texvc}$
  • 검색어에 아래의 연산자를 사용하시면 더 정확한 검색결과를 얻을 수 있습니다.
  • 검색연산자
검색연산자 기능 검색시 예
() 우선순위가 가장 높은 연산자 예1) (나노 (기계 | machine))
공백 두 개의 검색어(식)을 모두 포함하고 있는 문서 검색 예1) (나노 기계)
예2) 나노 장영실
| 두 개의 검색어(식) 중 하나 이상 포함하고 있는 문서 검색 예1) (줄기세포 | 면역)
예2) 줄기세포 | 장영실
! NOT 이후에 있는 검색어가 포함된 문서는 제외 예1) (황금 !백금)
예2) !image
* 검색어의 *란에 0개 이상의 임의의 문자가 포함된 문서 검색 예) semi*
"" 따옴표 내의 구문과 완전히 일치하는 문서만 검색 예) "Transform and Quantization"

특허 상세정보

Arithmetic logic and shift device

국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판) G06F-007/38   
미국특허분류(USC) 364/736
출원번호 US-0876533 (1986-06-20)
발명자 / 주소
출원인 / 주소
인용정보 피인용 횟수 : 51  인용 특허 : 0
초록

A device which includes an arithmetic logic unit and a data shifter-e.f. a barrel shifter. The outputs of these are cross-coupled to their inputs by separate feedback connections. A third feedback connection is provided between the output of the arithmetic logic unit and another of its inputs. For added versatility in operation, registers at the output of the arithmetic logic unit and the barrel shifter may include each a selectable by-pass and/or additional registers may be included in parallel therewith. The device is reconfigured by the control of inp...

대표
청구항

An arithmetic logic and shift device comprising: an arithmetic logic unit; first and second input multiplexers connected to respective inputs of said arithmetic logic unit; a data shift means; a third input multiplexer connected to an input of said data shift means; first and second data input ports connected respectively to an input of the first input multiplexer and to an input of the third input multiplexer; a first connective feedback path connected to the third input multiplexer to feedback data output from the arithmetic logic unit; a second and in...

이 특허를 인용한 특허 피인용횟수: 51

  1. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2013028380884.
  2. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2015049015352.
  3. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2014048706916.
  4. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2009107606943.
  5. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2015109164952.
  6. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543795.
  7. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098533431.
  8. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543794.
  9. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements. USP2013018356161.
  10. Master, Paul L.; Uvacek, Bohumir. Apparatus and method for adaptive multimedia reception and transmission in communication environments. USP2015049002998.
  11. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2016059330058.
  12. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2014118880849.
  13. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2012088250339.
  14. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements. USP2017039594723.
  15. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements. USP2012078225073.
  16. Metzgen, Paul J.. Arithmetic logic unit. USP2013118589464.
  17. Metzgen,Paul J.. Arithmetic logic unit. USP2008077395294.
  18. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James. Communications module, device, and method for implementing a system acquisition function. USP2009117620097.
  19. Master, Paul L.; Watson, John. Configurable hardware based digital imaging apparatus. USP2009107609297.
  20. Scheuermann, W. James; Hogenauer, Eugene B.. Control node for multi-core system. USP20190110185502.
  21. Furtek, Frederick Curtis; Master, Paul L.. External memory controller. USP2012098266388.
  22. Furtek, Frederick Curtis; Master, Paul L.. External memory controller node. USP2014078769214.
  23. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077984247.
  24. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077979646.
  25. Scheuermann,Walter James. Hardware implementation of the secure hash standard. USP2009027489779.
  26. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2017059665397.
  27. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2012068200799.
  28. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2010017653710.
  29. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2014078782196.
  30. Lim Il Taek,KRX ; Bahn Jun Ho,KRX ; Kim Kyu Seok,KRX. High speed digital signal processor. USP2001036209017.
  31. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2013058442096.
  32. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2010027668229.
  33. Sambhwani,Sharad; Heidari,Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2009037512173.
  34. Master, Paul L.. Method and system for achieving individualized protected space in an operating system. USP2010027660984.
  35. Master, Paul L.. Method and system for creating and programming an adaptive computing engine. USP2011017865847.
  36. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2015059037834.
  37. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2016079396161.
  38. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2013118589660.
  39. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2010077752419.
  40. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2014078767804.
  41. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2012088249135.
  42. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107809050.
  43. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107822109.
  44. Master,Paul L.; Hogenauer,Eugene; Wu,Bicheng William; Chuang,Dan MingLun; Freeman Benson,Bjorn. Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information. USP2009017478031.
  45. Judd James E. (Maple Shade NJ). Multiple function data processor. USP1990024901268.
  46. Master, Paul L.. Profiling of software and circuit designs utilizing data operation analyses. USP2012098276135.
  47. Ngoc Danh Le (Saratoga CA) Mick John R. (Los Altos Hills CA). Sixteen-bit programmable pipelined arithmetic logic unit. USP1990064931974.
  48. Master,Paul L.; Watson,John. Storage and delivery of device features. USP2009027493375.
  49. Master, Paul L.; Watson, John. System for adapting device standards after manufacture. USP2009107602740.
  50. Master, Paul L.; Watson, John. System for authorizing functionality in adaptable hardware devices. USP201109E042743.
  51. Katragadda, Ramana; Spoltore, Paul; Howard, Ric. Task definition for specifying resource requirements. USP2012018108656.