초록 ▼

An ignition control device for an internal combustion engine includes a digital control circuit which functions to reduce gradually a current flowing through a primary side of an ignition coil when a current supply to the primary side of the ignition coil continues for a time longer than a normal cu

An ignition control device for an internal combustion engine includes a digital control circuit which functions to reduce gradually a current flowing through a primary side of an ignition coil when a current supply to the primary side of the ignition coil continues for a time longer than a normal current supply period, to thereby prevent undesired spark discharge from occurring in an ignition plug.

대표청구항 ▼

An ignition control device for an internal combustion engine, comprising: switching means (10, 11) for on-off controlling a current supply to an ignition coil (12) in synchronism with an engine rotation, current limiting means (13) for detecting a current flowing through said ignition coil to regula

An ignition control device for an internal combustion engine, comprising: switching means (10, 11) for on-off controlling a current supply to an ignition coil (12) in synchronism with an engine rotation, current limiting means (13) for detecting a current flowing through said ignition coil to regulate the current to a predetermined value, and means for changing said predetermined value to reduce the current gradually, wherein said changing means comprises an oscillator (1), a first frequency divider (2) for dividing an output signal frequency of said oscillator by a first integer, a second frequency divider (3) for dividing said output signal frequency of said oscillator by a second integer, said second integer being smaller than said first integer, a clock switching circuit (5) for outputting either of an output of said first frequency divider or an output of said second frequency divider, a counter (4) having an input connected to an output of said clock switching circuit and at least two-digit outputs, said clock switching circuit being responsive to a higher digit output (Q6) of said counter to switch from said first frequency divider to said second frequency divider, a gate (6) responsive to said higher digit output of said counter to pass said lower digit output, a digital to analog converter (7) having an input connected to an output of said gate, and an adder for adding an output of said digital to analog converter to an input of said current limiting means.