$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Modularized fabrication of high performance printed circuit boards 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H05K-003/36
  • H05K-001/14
출원번호 US-0168947 (1988-03-16)
발명자 / 주소
  • Wiley John P. (Vestal NY)
출원인 / 주소
  • International Business Machines Corporation (Armonk NY 02)
인용정보 피인용 횟수 : 23  인용 특허 : 14

초록

The invention features a method of fabricating a printed circuit board using a modular technique. Sub-assemblies are first constructed, tested, and then subsequently incorporated into the final circuit board assembly which has a triplate geometry. Lamination of the modular sub-assemblies minimizes d

대표청구항

A high performance printed circuit board assembly, comprising at least two modularized circuitized power plane sub-assemblies adjacently laminated to each other and characterized by X and Y signal planes disposed about an internal power plane, each of said sub-assemblies having a dielectric between

이 특허에 인용된 특허 (14)

  1. Yoshihara Kunio (Kawasaki JPX) Sudo Toshio (Kawasaki JPX) Iida Atsuko (Tokyo JPX) Miyagi Takeshi (Kawasaki JPX) Saito Tamio (Tokyo JPX) Oe Shigeyuki (Tokyo JPX), Circuit board.
  2. Misfeldt Charles C. (China Lake CA), Dielectric circuit board bonding.
  3. Johnson Daniel D. (Yorklyn DE), Dielectric materials.
  4. Kuwabara Kiyoshi (Yokohama JPX) Nishihara Mikio (Tokyo JPX) Tsunoi Kazuhisa (Yokohama JPX), High density multilayer printed circuit board.
  5. Yamada Minoru (Iruma JPX) Wajima Motoyo (Hitachi JPX) Masaki Akira (Musashino JPX) Takahashi Akio (Hitachiota JPX) Nakanishi Keiichirou (Kokubunji JPX) Sugawara Katuo (Hitachi JPX), Hybrid multilayer wiring board.
  6. Fleischer Cathy (Thompson CT) Harper William (Tempe AZ) Johnston Joseph E. (Chandler AZ) Simpson Scott (Woodstock CT) Traskos Richard T. (Brooklyn CT), Inductive devices for printed wiring boards.
  7. Okada Reisuke (Otsu JPX) Fujino Hisami (Otsu JPX), Method for producing laminate board containing uniformly distributed filler particles.
  8. Amelio William J. (Binghamton NY) Lemon Gary K. (Endwell NY) Markovich Voya (Endwell NY) Panasik Theodore (Vestal NY) Sambucetti Carlos J. (Croton-on-Hudson NY) Trevitt Donna J. (Vestal NY), Method for selective electroless plating of copper onto a non-conductive substrate surface.
  9. Takahashi Akio (Hitachiota JPX) Shimazaki Takeshi (Hitachi JPX) Wajima Motoyo (Hitachi JPX) Morishita Hirosada (Hitachi JPX), Multi-layer printed circuit board and process for production thereof.
  10. Ogihara Satoru (Hitachi JPX) Ura Mitsuru (Hitachi JPX) Suzuki Yoshihiro (Hitachi JPX), Multilayer circuit board.
  11. Suzuki Hirosuke (Tokorozawa JPX), Multilayer printed circuit board.
  12. Leibowitz Joseph D. (Culver City CA), Multilayer printed circuit board structure.
  13. Suzuki Hirosuke (Tokorozawa JPX), Printed circuit board.
  14. Knapp Lawrence Robert (122 W. Edna St. Munhall PA 15120), Water pipe.

이 특허를 인용한 특허 (23)

  1. Peters, Michael G.; McCormack, Mark Thomas; Bernales, Aris, Composite interposer and method for producing a composite interposer.
  2. Keesler Ross W. ; Markovich Voya R. ; Paoletti Jim P. ; Perrino Marybeth ; Wilson William E., Composite laminate circuit structure and method of forming the same.
  3. Paul J. Fischer ; Robin E. Gorrell ; Mark F. Sylvester, Dimensionally stable core for use in high density chip packages and a method of fabricating same.
  4. Roberts Jack C. ; Luesse Mark H., Heat sink for increasing through-thickness thermal conductivity of organic matrix composite structures.
  5. Strandberg, Jan I.; Trevino, Richard Scott; Blount, Thomas B., High density chip level package for the packaging of integrated circuits and method to manufacture same.
  6. Strandberg, Jan I.; Trevino, Richard Scott; Blount, Thomas B., High density chip level package for the packaging of integrated circuits and method to manufacture same.
  7. Robert M. Japp ; Voya R. Markovich ; Konstantinos I. Papathomas, Laminate circuit structure and method of fabricating.
  8. Norte,David, Method and system for reducing radiated energy emissions in computational devices.
  9. Anstrom, Donald O.; Chamberlin, Bruce J.; Fuller, Jr., James W.; Lauffer, John M.; Markovich, Voya R.; Powell, Douglas O.; Resavy, Joseph P.; Stack, James R., Method for forming a substructure of a multilayered laminate.
  10. Bhatt, Anilkumar C.; Bhatt, Ashwinkumar C.; Desai, Subahu D.; Lauffer, John M.; Markovich, Voya R.; Miller, Thomas R., Method for making a printed wiring board.
  11. Alpaugh Warren Alan (Chenango Forks NY) Markovich Voya Rista (Endwell NY) Trivedi Ajit Kumar (Endicott NY) Zarr Richard Stuart (Apalachin NY), Method of making printed circuit board.
  12. Powell, Douglas O., Organic dielectric electronic interconnect structures and method for making.
  13. Powell,Douglas O., Organic dielectric electronic interconnect structures and method for making.
  14. Ishida Hisashi (c/o NEC Corporation ; 7-1 ; Shiba 5-chome Minato-ku ; Tokyo JPX), Polyimide multilayer wiring substrate.
  15. Yuichi Koga JP; Takahiro Deguchi JP; Shigeo Nakamura JP, Printed board with signal wiring patterns that can measure characteristic impedance.
  16. Ohlenburger Hans (Uberlingen/Bodensee DEX), Printed circuit board with heat dissipating device.
  17. Lauffer,John M.; Markovich,Voya R.; McNamara, Jr.,James J.; Thomas,David L., Printed circuit board with low cross-talk noise.
  18. Kim,Young Woo; Cho,Young Sang; Yang,Dek Gin; Yim,Kyu Hyok, Printed circuit board with opto-via holes and process of forming the opto-via holes.
  19. Bhatt, Anilkumar C.; Bhatt, Ashwinkumar C.; Desai, Subahu D.; Lauffer, John M.; Markovich, Voya R.; Miller, Thomas R., Printed wiring board.
  20. Lee, Bruce W.; Swoboda, David G., Printed wiring board with high density inner layer structure.
  21. Chang Chi Shih ; Egitto Frank Daniel, Process for making planar redistribution structure.
  22. Peters Michael G. ; Wang Wen-chou Vincent ; Takahashi Yasuhito ; Chou William ; Lee Michael G. ; Beilin Solomon, Reduced cross-talk noise high density signal interposer with power and ground wrap.
  23. Fallon Kenneth ; Jimarez Miguel A. ; Keesler Ross W. ; Lauffer John M. ; Magnuson Roy H. ; Markovich Voya R. ; Memis Irv ; Paoletti Jim P. ; Perrino Marybeth ; Welsh John A. ; Wilson William E., Two signal one power plane circuit board.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로