$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Configurable electrical circuit having configurable logic elements and configurable interconnects 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H04Q-001/00
  • H03K-017/693
  • H03K-019/096
  • H03K-003/01
출원번호 US-0158011 (1988-02-19)
발명자 / 주소
  • Freeman Ross H. (San Jose CA)
출원인 / 주소
  • Xilinx, Inc. (San Jose CA 02)
인용정보 피인용 횟수 : 646  인용 특허 : 38

초록

A configurable logic array comprises a plurality of configurable logic elements variably interconnected in response to control signals to perform a selected logic function. Each configurable logic element in the array is in itself capable of performing any one of a plurality of logic functions depen

대표청구항

An interconnect structure for programmably interconnecting lines within an integrated circuit comprising: at least three sets of interconnect line including a first set, a second set, and a third set; programmable means, not including said sets of interconnect lines, for connecting at least one of s

이 특허에 인용된 특허 (38)

  1. Harvey Paul W. (Santa Clara CA) Kitson Bradford S. (Castro Valley CA) Miller ; Jr. Warren K. (Hayward CA), Apparatus for producing any one of a plurality of signals at a single output.
  2. Oliver Douglas E. (1143 N. Poinsettia Dr. Los Angeles CA 90046), Apparatus for programming a PROM by propagating data words from an address bus to the PROM data terminals.
  3. Kapral Christopher W. (Burlington MA) Heckman Norman E. (Concord MA), Arithmetic logic apparatus.
  4. Moore Russell L. (21 Seneca Dr. Hudson ; Middlesex County MA 01749) Schanin David J. (5 July Rd. Sudbury ; Middlesex County MA 01776), Arrangement to time separate bidirectional current flow.
  5. Beausoleil William Francis (Hopewell Junction NY) Hiller Richard (Endwell NY), Array logic fabrication for use in pattern recognition equipments and the like.
  6. Evans Colin (Stevenage GB2), Array processor with stand-by for replacing failed section.
  7. McKenny Vernon G. (Carrollton TX) Taylor David L. (Carrollton TX), Block redundancy for memory array.
  8. Zasio John J. (Sunnyvale CA) Cooke Larry (Cupertino CA), CMOS scannable latch.
  9. Hepworth Edward C. (Austin TX) Means Rodney J. (Tempe AZ), Character framing circuit.
  10. Whitaker Sterling R. (Chubbuck ID), Combinational logic structure using PASS transistors.
  11. Whitaker, Sterling R., Combinational logic structure using PASS transistors.
  12. Moore, Donald W.; Verstraete, Rick A., Functionally redundant logic network architectures.
  13. Moore, Donald W.; Verstraete, Rick A., Functionally redundant logic network architectures with logic selection means.
  14. Schnathorst Vernon K. (Monument CO) Bastian Gary T. (Colorado Springs CO), High speed write control for synchronous registers.
  15. Wyland David C. (San Jose CA), Integrated circuit component.
  16. Freeman Ross H. (San Jose CA), Integrated circuit programmable cross-point connection technique.
  17. Kasuya Yoshihiro (Tokyo JPX), Integrated logic circuit adapted to performance tests.
  18. Williams Robert Russell (Rochester MN), Logic array with enhanced flexibility.
  19. Hori Chikahiro (Yokohama JPX), Logic circuitry having two programmable interconnection arrays.
  20. Le Can Claude J. P. F. (Beek NLX) Hart Karel (Nijmegen NLX), MOS Transistor type integrated circuit for the execution of logical operations on a plurality of data signals.
  21. Rossler ; Bernward, Modular logic circuit utilizing charge-storage transistors.
  22. Fitzgerald Joseph M. (Rochester MN), Multi-function FET masterslice cell.
  23. Agrawal Om (San Jose CA), Multiple array customizable logic device.
  24. Wheeler Glenn (Dallas TX) Ptasinski James F. (Dallas TX), Programmable architecture logic.
  25. Hartmann Robert F. (San Jose CA) Wong Sau-Ching (Hillsborough CA) Chan Yiu-Fai (Saratoga CA) Ou Jung-Hsing (Sunnyvale CA), Programmable logic array device using EPROM technology.
  26. Furtek Frederick C. (Arlington MA), Programmable, asynchronous logic cell and array.
  27. Cordaro William (Wappingers Falls NY), Random access memory read/write buffer circuits incorporating complementary field effect transistors.
  28. Page David W. (San Diego CA) Peterson LuVerne R. (San Diego CA), Re-programmable PLA.
  29. Kay Brian (Houston TX), Rotating register utilizing field effect transistors.
  30. Rutenbar, Robin A.; Lougheed, Robert M., Routing techniques using serial neighborhood image analyzing system.
  31. Tu Ju Ching (Canoga Park CA), Self-contained bidirectional amplifying repeater.
  32. Tanizawa Tetsu (Kawasaki JPX) Omichi Hitoshi (Kawasaki JPX) Mitono Yoshiharu (Tokyo JPX), Semiconductor gate array device having an improved interconnection structure.
  33. Shimizu Hiroshi (Kawasaki JPX) Kaizuka Masao (Yokohama JPX), Sequential logic circuit.
  34. Carter William S. (Santa Clara CA), Special interconnect for configurable logic array.
  35. Burrows, James L., Universal logic circuit.
  36. Burrows James L. (Merrimack NH), Universal logic circuit modules.
  37. Elgamal Abbas (Palo Alto CA) El-Ayat Khaled A. (Cupertino CA) Mohsen Amr (Saratoga CA), User programmable integrated circuit interconnect architecture and test method.
  38. Levine Leonard (Rancho Palos Verdes CA), User variable computer memory module.

이 특허를 인용한 특허 (646)

  1. Smith, Lyle; Dellinger, Eric; West, Eric; Mukund, Shridhar, ASIC routing architecture.
  2. How, Dana; Osann, Jr., Robert; Dellinger, Eric, ASIC routing architecture with variable number of custom masks.
  3. Hawley Frank W. (Campbell CA) Yen Yeouchung (San Jose CA), Above via metal-to-metal antifuse.
  4. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  5. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  6. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  7. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  8. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  9. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements.
  10. Kurjanowicz, Wlodek, Anti-fuse memory cell.
  11. Kurjanowicz, Wlodek; Smith, Steven, Anti-fuse memory cell.
  12. Kurjanowicz, Wlodek; Smith, Steven, Anti-fuse memory cell.
  13. Go Ying (Palo Alto CA) McCollum John L. (Saratoga CA) Eltoukhy Abdelshafy A. (San Jose CA), Antifuse with improved antifuse material.
  14. Master, Paul L.; Uvacek, Bohumir, Apparatus and method for adaptive multimedia reception and transmission in communication environments.
  15. Butts Michael R. ; Batcheller Jon A., Apparatus and method for performing computations with electrically reconfigurable logic devices.
  16. Xia, Renxin; Joyce, Juju Chacko; Prasad, Nitin; Veenstra, Kerry; Duwel, Keith, Apparatus and methods for communicating with programmable devices.
  17. Xia, Renxin; Joyce, Juju Chacko; Prasad, Nitin; Veenstra, Kerry; Duwel, Keith, Apparatus and methods for communicating with programmable devices.
  18. Xia, Renxin; Joyce, Juju; Prasad, Nitin; Veenstra, Kerry; Duwel, Keith, Apparatus and methods for communicating with programmable devices.
  19. Xia, Renxin; Joyce, Juju; Prasad, Nitin; Veenstra, Kerry; Duwel, Keith, Apparatus and methods for communicating with programmable devices.
  20. Xia, Renxin; Joyce, Juju Chacko; Prasad, Nitin; Veenstra, Kerry; Duwel, Keith, Apparatus and methods for communicating with programmable logic devices.
  21. Xia, Renxin; Joyce, Juju Chacko; Prasad, Nitin; Veenstra, Kerry; Duwel, Keith, Apparatus and methods for communicating with programmable logic devices.
  22. Xia,Renxin; Joyce,Juju Chacko; Prasad,Nitin; Veenstra,Kerry; Duwel,Keith, Apparatus and methods for communicating with programmable logic devices.
  23. Kuo,Wei Min; Yu,Donald Y., Apparatus for interfacing and testing a phase locked loop in a field programmable gate array.
  24. Kuo, Wei-Min; Yu, Donald Y., Apparatus for testing a phrase-locked loop in a boundary scan enabled device.
  25. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  26. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  27. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  28. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements.
  29. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements.
  30. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements.
  31. Ting Benjamin S. ; Pani Peter M., Architecture and interconnect for programmable logic circuits.
  32. Benjamin S. Ting, Architecture and interconnect scheme for programmable logic circuits.
  33. Benjamin S. Ting, Architecture and interconnect scheme for programmable logic circuits.
  34. Ting Benjamin S., Architecture and interconnect scheme for programmable logic circuits.
  35. Ting, Benjamin S., Architecture and interconnect scheme for programmable logic circuits.
  36. Ting, Benjamin S., Architecture and interconnect scheme for programmable logic circuits.
  37. Ting, Benjamin S., Architecture and interconnect scheme for programmable logic circuits.
  38. Ting, Benjamin S., Architecture and interconnect scheme for programmable logic circuits.
  39. Ting, Benjamin S., Architecture and interconnect scheme for programmable logic circuits.
  40. Ting, Benjamin S., Architecture and interconnect scheme for programmable logic circuits.
  41. Ting,Benjamin S., Architecture and interconnect scheme for programmable logic circuits.
  42. Ting,Benjamin S., Architecture and interconnect scheme for programmable logic circuits.
  43. Ting,Benjamin S., Architecture and interconnect scheme for programmable logic circuits.
  44. Ting,Benjamin S., Architecture and interconnect scheme for programmable logic circuits.
  45. Ting,Benjamin S., Architecture and interconnect scheme for programmable logic circuits.
  46. Hogenauer, Eugene B., Arithmetic node including general digital signal processing functions for an adaptive computing machine.
  47. Sharon Sheau-Pyng Lin, Array board interconnect system and method.
  48. Agrawal Om P. (San Jose CA) Wright Michael J. (Menlo Park CA) Shen Ju (San Jose CA), Array of configurable logic blocks each including a look up table having inputs coupled to a first multiplexer and havin.
  49. Agrawal Om P. (San Jose CA) Wright Michael J. (Menlo Park CA) Shen Ju (San Jose CA), Array of configurable logic blocks including cascadable lookup tables.
  50. How Dana ; Srinivasan Adi ; El Gamal Abbas, Asic routing architecture.
  51. Choy Garrett ; Graf ; III W. Alfred, Asynchronous anticontention logic for bi-directional signals.
  52. Madurawe, Raminda U.; White, Thomas H., Automated metal pattern generation for integrated circuits.
  53. Madurawe, Raminda Udaya, Bit stream compatible FPGA to MPGA conversions.
  54. Mason William R. ; Amerson Frederic C., Block segmentation of configuration lines for fault tolerant programmable logic device.
  55. Ridgeway David J., Bus structure for modularized chip with FPGA modules.
  56. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd, Bus systems and reconfiguration methods.
  57. Shaw, Scott J.; Day, Shawn P.; Trent, Jr., Raymond A.; Gillespie, David W.; Errington, Andrew M., Capacitive mouse.
  58. Shaw, Scott J.; Day, Shawn P.; Trent, Jr., Raymond A.; Gillespie, David W.; Errington, Andrew M., Capacitive mouse.
  59. Shaw, Scott J.; Day, Shawn P.; Trent, Jr., Raymond A.; Gillespie, David W.; Errington, Andrew M., Capacitive mouse.
  60. Kundu, Arunangshu; Fron, Jerome, Carry chain for use between logic modules in a field programmable gate array.
  61. Vorbach, Martin; Münch, Robert, Circuit having a multidimensional structure of configurable cells that include multi-bit-wide inputs and outputs.
  62. Tatsumura, Kosuke; Oda, Masato; Kinoshita, Atsuhiro; Zaitsu, Koichiro; Matsumoto, Mari; Yasuda, Shinichi, Circuit having programmable match determination function, and LUT circuit, MUX circuit and FPGA device with such function and method of data writing.
  63. Yen Yeochung ; Chen Wenn-Jei ; Chiang Steve S. ; Forouhi Abdul Rahim, Circuits for ESD Protection of metal to-metal antifuses during processing.
  64. Kundu, Arunangshu, Clock tree network in a field programmable gate array.
  65. Kundu, Arunangshu, Clock tree network in a field programmable gate array.
  66. Kundu,Arunangshu, Clock tree network in a field programmable gate array.
  67. Sun, Shin Nan; Zhu, Limin; Speers, Theodore; Bakker, Gregory, Clock-generator architecture for a programmable-logic-based system on a chip.
  68. Sun,Shin Nan; Zhu,Limin; Speers,Theodore; Bakker,Gregory, Clock-generator architecture for a programmable-logic-based system on a chip.
  69. Sun,Shin Nan; Zhu,Limin; Speers,Theodore; Bakker,Gregory, Clock-generator architecture for a programmable-logic-based system on a chip.
  70. Peng,Jack Zezhong; Liu,Zhongshang; Fong,David; Ye,Fei, Combination field programmable gate array allowing dynamic reprogrammability.
  71. Peng, Jack Zezhong; Liu, Zhongshan; Ye, Fei; Fliesler, Michael David, Combination field programmable gate array allowing dynamic reprogrammability and non-votatile programmability based upon transistor gate oxide breakdown.
  72. Schmitt, Peer; Diehl, Philippe; Selvidge, Charles, Communication scheme between programmable sub-cores in an emulation environment.
  73. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James, Communications module, device, and method for implementing a system acquisition function.
  74. Kean Thomas A.,GBX, Configurable cellular array.
  75. Zhang, Guobiao, Configurable computing array.
  76. Zhang, Guobiao, Configurable computing array based on three-dimensional printed memory.
  77. Zhang, Guobiao, Configurable computing array based on three-dimensional vertical writable memory.
  78. Zhang, Guobiao, Configurable computing array comprising three-dimensional writable memory.
  79. Zhang, Guobiao, Configurable computing array die based on printed memory and two-sided integration.
  80. Zhang, Guobiao, Configurable computing array using two-sided integration.
  81. Zhang, Guobiao, Configurable gate array based on three-dimensional printed memory.
  82. Zhang, Guobiao, Configurable gate array based on three-dimensional writable memory.
  83. Zhang, Guobiao, Configurable gate array based on three-dimensional writable memory.
  84. Zhang, Guobiao, Configurable gate array comprising three-dimensional printed memory.
  85. Master, Paul L.; Watson, John, Configurable hardware based digital imaging apparatus.
  86. Agrawal Om Prakash ; Wright Michael James ; Shen Ju, Configurable logic array including IOB to longlines interconnect means for providing selectable access to plural longlines from each IOB (input/output block).
  87. Young Steven P. ; Bapat Shekhar ; Chaudhary Kamal ; Bauer Trevor J. ; Iwanczuk Roman, Configurable logic element with ability to evaluate five and six input functions.
  88. Young Steven P. ; Bapat Shekhar ; Chaudhary Kamal ; Bauer Trevor J. ; Iwanczuk Roman, Configurable logic element with ability to evaluate five and six input functions.
  89. Young Steven P. ; Bapat Shekhar ; Chaudhary Kamal ; Bauer Trevor J. ; Iwanczuk Roman, Configurable logic element with ability to evaluate wide logic functions.
  90. Young Steven P. ; New Bernard J. ; Camilleri Nicolas John ; Bauer Trevor J. ; Bapat Shekhar ; Chaudhary Kamal ; Krishnamurthy Sridhar, Configurable logic element with fast feedback paths.
  91. Vorbach, Martin; Nückel, Armin, Configurable logic integrated circuit having a multidimensional structure of configurable elements.
  92. Crabill, Eric J., Configurable processor system.
  93. Steven Paul Winegarden ; Bart Reynolds ; Brian Fox ; Jean-Didier Allegrucci ; Sridhar Krishnamurthy ; Danesh Tavana ; Arye Ziklik ; Andreas Papaliolios ; Stanley S. Yang ; Fung Fung Lee, Configurable processor system unit.
  94. Madurawe,Raminda Udaya, Configurable storage device.
  95. Madurawe,Raminda Udaya, Configurable storage device.
  96. Madurawe,Raminda Udaya, Configuration circuits for programmable logic devices.
  97. Madurawe,Raminda Udaya, Configuration circuits for three dimensional programmable logic devices.
  98. Fox, Brian; Papaliolios, Andreas, Configuration in a configurable system on a chip.
  99. Fox,Brian; Papaliolios,Andreas, Configuration in a configurable system on a chip.
  100. Fox,Brian; Papaliolios,Andreas, Configuration in a configurable system on a chip.
  101. Guzman, Mario; Lane, Christopher; Lee, Andy; Ngo, Ninh, Configuration shift register.
  102. Guzman,Mario; Lane,Chris; Lee,Andy L.; Ngo,Ninh, Configuration shift register.
  103. Mirsky,Ethan; French,Robert; Eslick,Ian, Controlling multiple context processing elements based on transmitted message containing configuration data, address mask, and destination indentification.
  104. Sharon Sheau-Pyng Lin ; Ping-Sheng Tseng, Converification system and method.
  105. DeHon Andre ; Bolotski Michael ; Knight ; Jr. Thomas F., DPGA-coupled microprocessors.
  106. Lee, Chong M., Data compression for computer-aided design systems.
  107. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
  108. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
  109. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
  110. Ohshima, Kazuaki, Data processing device, data processing method, and computer program.
  111. Ohshima, Kazuaki, Data processing device, data processing method, and computer program.
  112. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing method and device.
  113. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing method and device.
  114. Vorbach, Martin, Data processing system.
  115. Vorbach, Martin; Münch, Robert, Data processor having disabled cores.
  116. Plants, William C.; Kundu, Arunangshu, Dedicated input/output first in/first out module for a field programmable gate array.
  117. Plants, William C.; Kundu, Arunangshu, Dedicated input/output first in/first out module for a field programmable gate array.
  118. Plants,William C.; Kundu,Arunangshu, Dedicated input/output first in/first out module for a field programmable gate array.
  119. Plants,William C.; Kundu,Arunangshu, Dedicated input/output first in/first out module for a field programmable gate array.
  120. Chan, King W.; Shu, William C. T.; Kaptanoglu, Sinan; Cheng, Chi Fung, Dedicated interface architecture for a hybrid integrated circuit.
  121. Chan,King W.; Shu,William C. T.; Kaptanoglu,Sinan; Cheng,Chi Fung, Dedicated interface architecture for a hybrid integrated circuit.
  122. Plants, William C., Deglitching circuits for a radiation-hardened static random access memory based programmable architecture.
  123. Plants,William C., Deglitching circuits for a radiation-hardened static random access memory based programmable architecture.
  124. Plants,William C., Deglitching circuits for a radiation-hardened static random access memory based programmable architecture.
  125. Frederick, Michael T.; Somani, Arun K., Depth-optimal mapping of logic chains in reconfigurable fabrics.
  126. Vorbach, Martin, Device including a field having function cells and information providing cells controlled by the function cells.
  127. Chen Wenn-Jei, Dielectric-polysilicon-dielectric-polysilicon-dielectric antifuse for field programmable logic application.
  128. Mohsen Amr M., Double-sided programmable interconnect structure.
  129. Adiki, Sreenivas; Kanamatareddy, Ravi Kumar Reddy; Satapathy, Siba P., Dynamic data dimensioning by partial reconfiguration of single or multiple field-programmable gate arrays using bootstraps.
  130. Vorbach Martin Andreas,DEX ; Munch Robert Markus,DEX, Dynamically reconfigurable data processing system.
  131. Bakker, Gregory, ESD protection structure for I/O pad subject to both positive and negative voltages.
  132. Bakker,Gregory, ESD protection structure for I/O pad subject to both positive and negative voltages.
  133. Ting,Benjamin S.; Pani,Peter M., Efficient integrated circuit layout scheme to implement a scalable switching network used in interconnection fabric.
  134. McCollum John L. ; Eltoukhy Abdelshafy A. ; Forouhi Abdul Rahim, Electrically programmable antifuse incorporating dielectric and amorphous silicon interlayers.
  135. Takemura, Yasuhiko, Electronic device comprising multiplexer and driving method thereof.
  136. Veenstra Kerry S., Embedded memory block with FIFO mode for programmable logic device.
  137. Veenstra Kerry S., Embedded memory block with FIFO mode for programmable logic device.
  138. Bershteyn, Mikhail; Seeley, Stephen Frederick, Emulation system for verifying a network device.
  139. Barbier Jean,FRX ; Lepape Olivier,FRX ; Reblewski Frederic,FRX, Emulation system having a scalable multi-level multi-stage hybrid programmable interconnect network.
  140. Bershteyn, Mikhail; Poplack, Mitchell G.; Salitrennik, Viktor, Emulation system with improved reliability of interconnect and a method for programming such interconnect.
  141. Sample Stephen P. ; Bershteyn Mikhail ; Butts Michael R. ; Bauer Jerry R., Emulation system with time-multiplexed interconnect.
  142. Stephen P. Sample ; Mikhail Bershteyn ; Michael R. Butts ; Jerry R. Bauer, Emulation system with time-multiplexed interconnect.
  143. Beal, Samuel W.; Kaptonoglu, Sinan; Lien, Jung-Cheun; Shu, William; Chan, King W.; Plants, William C., Enhanced field programmable gate array.
  144. Beal,Samuel W.; Kaptonoglu,Sinan; Lien,Jung Cheun; Shu,William; Chan,King W.; Plants,William C., Enhanced field programmable gate array.
  145. Ting, Benjamin S.; Pani, Peter M., Enhanced permutable switching network with multicasting signals for interconnection fabric.
  146. Ting, Benjamin S.; Pani, Peter M., Enhanced permutable switching network with multicasting signals for interconnection fabric.
  147. Erickson Charles R. (Fremont CA) Freidin Philip M. (Sunnyvale CA) Wilkie William A. (Edinburgh GB6), Error detection structure and method for serial or parallel data stream using partial polynomial check.
  148. Erickson, Charles R.; Freidin, Philip M., Error detection structure and method using partial polynomial check.
  149. Sakaguchi Kiyofumi,JPX ; Yonehara Takao,JPX ; Sato Nobuhiko,JPX, Etching solution for etching porous silicon, etching method using the etching solution and method of preparing semiconductor member using the etching solution.
  150. Furtek, Frederick Curtis; Master, Paul L., External memory controller.
  151. Furtek, Frederick Curtis; Master, Paul L., External memory controller node.
  152. Furtek, Frederick Curtis; Master, Paul L., External memory controller node.
  153. Furtek, Fredrick Curtis; Master, Paul L., External memory controller node.
  154. Furtek, Fredrick Curtis; Master, Paul L., External memory controller node.
  155. Bauer Trevor J. ; Newgard Bruce A. ; Allaire William E. ; Young Steven P., FIFO in FPGA having logic elements that include cascadable shift registers.
  156. Young Steven P., FPGA Architecture using multiplexers that incorporate a logic gate.
  157. Young Steven P. ; New Bernard J. ; Camilleri Nicolas John ; Bauer Trevor J. ; Bapat Shekhar ; Chaudhary Kamal ; Krishnamurthy Sridhar, FPGA CLE with two independent carry chains.
  158. Young Steven P., FPGA architecture having RAM blocks with programmable word length and width and dedicated address and data lines.
  159. Bauer Trevor J. ; Young Steven P., FPGA architecture with deep look-up table RAMs.
  160. Bauer Trevor J. ; Young Steven P., FPGA architecture with dual-port deep look-up table RAMS.
  161. Young Steven P. ; Chaudhary Kamal ; Bauer Trevor J., FPGA architecture with offset interconnect lines.
  162. Tavana Danesh ; Yee Wilson K. ; Holen Victor A., FPGA architecture with repeatable titles including routing matrices and logic matrices.
  163. Bauer Trevor J. ; Young Steven P., FPGA architecture with wide function multiplexers.
  164. Chaudhary Kamal, FPGA having logic element carry chains capable of generating wide XOR functions.
  165. Stephen M. Trimberger, FPGA input output buffer with registered tristate enable.
  166. Trimberger Stephen M., FPGA input output buffer with registered tristate enable.
  167. Bauer Trevor J. ; Young Steven P., FPGA interconnect structure with high-speed high fanout capability.
  168. Young Steven P. ; Bauer Trevor J. ; Chaudhary Kamal ; Krishnamurthy Sridhar, FPGA repeatable interconnect structure with bidirectional and unidirectional interconnect lines.
  169. Hawley Frank W. ; McCollum John L. ; Go Ying ; Eltoukhy Abdelshafy, Fabrication process for raised tungsten plug antifuse.
  170. Wang,Man; Zain,Suhail, Fast processing path using field programmable gate array logic units.
  171. McGowan John E. ; Plants William C. ; Miller Warren K., Fast wide decode in an FPGA using probe circuit.
  172. McCollum John L., Field programmable digital signal processing array integrated circuit.
  173. Wang, Man, Field programmable gate array.
  174. Wang,Man, Field programmable gate array.
  175. Kundu, Arunangshu; Goldfein, Arnold; Plants, William C.; Hightower, David, Field programmable gate array and microcontroller system-on-a-chip.
  176. Kundu, Arunangshu; Goldfein, Arnold; Plants, William C.; Hightower, David, Field programmable gate array and microcontroller system-on-a-chip.
  177. Kundu, Arunangshu; Goldfein, Arnold; Plants, William C.; Hightower, David, Field programmable gate array and microcontroller system-on-a-chip.
  178. Kundu,Arunangshu; Goldfein,Arnold; Plants,William C.; Hightower,David, Field programmable gate array and microcontroller system-on-a-chip.
  179. Plants, William C., Field programmable gate array architecture including a buffer module and a method of distributing buffer modules in a field programmable gate array.
  180. Schlacter,Guy, Field programmable gate array logic unit and its cluster.
  181. Steele Randy Charles ; Chinnow ; Jr. Duane H., Field programmable gate array with high speed SRAM based configurable function block configurable as high performance logic or block of SRAM.
  182. Barbier Jean,FRX ; LePape Olivier,FRX ; Reblewski Frederic,FRX, Field programmable gate array with integrated debugging facilities.
  183. Schlacter,Guy, Field programmable gate arrays using both volatile and nonvolatile memory cell properties and their control.
  184. Bhat Narasimha B. (Berkeley CA) Chaudhary Kamal (Berkeley CA), Field programmable logic device with dynamic interconnections to a dynamic logic core.
  185. Madurawe,Raminda Udaya, Field programmable structured arrays.
  186. Yu, Donald Y.; Kuo, Wei Min, Field-programmable gate array low voltage differential signaling driver utilizing two complimentary output buffers.
  187. Yu, Donald Y.; Kuo, Wei-Min, Field-programmable gate array low voltage differential signaling driver utilizing two complimentary output buffers.
  188. Yu,Donald Y.; Kuo,Wei Min, Field-programmable gate array low voltage differential signaling driver utilizing two complimentary output buffers.
  189. Yu,Donald Y.; Kuo,Wei Min, Field-programmable gate array low voltage differential signaling driver utilizing two complimentary output buffers.
  190. Plants William C. (Santa Clara CA) Kaptanoglu Sinan (San Carlos CA) Lien Jung-Cheun (San Jose CA) Chan King W. (Los Altos CA) El-Ayat Khaled A. (Cupertino CA), Flexible FPGA input/output architecture.
  191. McGowan John E. ; Plants William C. ; Landry Joel D. ; Kaptanoglu Sinan ; Miller Warren K., Flexible, high-performance static RAM architecture for field-programmable gate arrays.
  192. Benjamin S. Ting ; Peter M. Pani, Floor plan for scalable multiple level tab oriented interconnect architecture.
  193. Ting,Benjamin S.; Pani,Peter M., Floor plan for scalable multiple level tab oriented interconnect architecture.
  194. Ting,Benjamin S.; Pani,Peter M., Floor plan for scalable multiple level tab oriented interconnect architecture.
  195. Gould Scott Whitney, Function generator for programmable gate array.
  196. Kean Thomas A.,GB6, Function unit for fine-gained FPGA.
  197. de Buren, Philip H.; Ganesan, Subramanian; Singh, Jinny, Generating user clocks for a prototyping environment.
  198. Vorbach, Martin; May, Frank, Hardware definition method including determining whether to implement a function as hardware or software.
  199. Sample Stephen P. ; D'Amour Michael R. ; Payne Thomas S., Hardware logic emulation system.
  200. Butts Michael R. (Portland OR) Batcheller Jon A. (Newberg OR), Hardware logic emulation system with memory capability.
  201. Read Andrew J. (Sunnyvale CA) Papamarcos Mark S. (San Jose CA) Heideman Wayne P. (San Jose CA) Mardjuki Robert K. (Peasanton CA) Couch Robert K. (Santa Cruz CA) Jaeger Peter R. (San Jose CA) Kappauf , Hardware modeling system and method of use.
  202. Betz, Vaughn; Rose, Jonathan, Heterogeneous interconnection architecture for programmable logic devices.
  203. Betz, Vaughn; Rose, Jonathan, Heterogeneous interconnection architecture for programmable logic devices.
  204. Trimberger Stephen M. (San Jose CA), Hierarchical programming of electrically configurable integrated circuits.
  205. Peng,Jack Zezhong, High density semiconductor memory cell and memory array using a single transistor and having counter-doped poly and buried diffusion wordline.
  206. Wang, Hsinshih, High performance datapath unit for behavioral data transmission and reception.
  207. Lin-Shih Liu ; Syed Babar Raza ; Hagop Nazarian ; George M. Ansel ; Stephen M. Douglass ; Jeffrey Scott Hunt, High speed configuration independent programmable macrocell.
  208. Liu Lin-Shih (Fremont CA) Raza Syed B. (Sunnyvale CA) Nazarian Hagop (San Jose CA) Ansel George M. (Starkville MS) Douglass Stephen M. (Saratoga CA) Hunt Jeffery S. (Ackerman MS), High speed configuration independent programmable macrocell.
  209. Lewis, David, High speed testing of integrated circuits including resistive elements.
  210. Norman, Kevin A.; Patel, Rakesh H.; Sample, Stephen P.; Butts, Michael R., High-performance programmable logic architecture.
  211. Norman, Kevin A.; Patel, Rakesh H.; Sample, Stephen P.; Butts, Michael R., High-performance programmable logic architecture.
  212. Martin Vorbach DE; Robert Munch DE, I/O and memory bus system for DFPS and units with two or multi-dimensional programmable cell architectures.
  213. Vorbach, Martin; Münch, Robert, I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures.
  214. Vorbach, Martin; Münch, Robert, I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures.
  215. Vorbach,Martin; M��nch,Robert, I/O and memory bus system for DFPS and units with two-or multi-dimensional programmable cell architectures.
  216. Vorbach Martin,DEX ; Munch Robert,DEX, I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures.
  217. Vorbach, Martin; Munch, Robert, I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures.
  218. Vorbach, Martin; Munch, Robert, I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures.
  219. Vorbach,Martin; M?nch,Robert, I/O and memory bus system for DFPs and units with two-or multi-dimensional programmable cell architectures.
  220. Allegrucci, Jean-Didier; Fox, Brian, Input/output architecture for efficient configuration of programmable input/output cells.
  221. Fox, Brian; Papaliolios, Andreas; Winegarden, Steven P.; Cheung, Edmond Y., Input/output circuit with user programmable functions.
  222. Fox, Brian; Papaliolios, Andreas; Winegarden, Steven P.; Cheung, Edmond Y., Input/output circuit with user programmable functions.
  223. Percey Andrew K. ; Bauer Trevor J. ; Young Steven P., Input/output interconnect circuit for FPGAs.
  224. Bingert, Craig; Gorsuch, Christopher D.; Mercado, Oscar G.; Myers, Anthony K.; Schadt, John A.; Yeager, Brian W., Integrated circuit and associated design method using spare gate islands.
  225. Bingert, Craig; Gorsuch, Christopher D.; Mercado, Oscar G.; Myers, Anthony K.; Schadt, John A.; Yeager, Brian W., Integrated circuit and associated design method using spare gate islands.
  226. Angle, Jay H.; Gorsuch, Christopher D.; Mercado, Oscar G.; Myers, Anthony K.; Schadt, John A.; Yeager, Brian W., Integrated circuit and associated design method with antenna error control using spare gates.
  227. Angle, Jay H.; Gorsuch, Christopher D.; Mercado, Oscar G.; Myers, Anthony K.; Schadt, John A.; Yeager, Brian W., Integrated circuit and associated design method with antenna error control using spare gates.
  228. Zhu, Limin; Speers, Theodore; Bakker, Gregory, Integrated circuit device having state-saving and initialization feature.
  229. Zhu,Limin; Speers,Theodore; Bakker,Gregory, Integrated circuit device having state-saving and initialization feature.
  230. Kolze Paige A. (San Jose CA), Integrated circuit facilitating simultaneous programming of multiple antifuses.
  231. Kolze Paige A. (San Jose CA), Integrated circuit facilitating simultaneous programming of multiple antifuses.
  232. Distinti, Robert J; Smith, Harry F, Integrated circuit having circuit blocks that are selectively interconnectable using programming instructions received from a remote location, such as the internet.
  233. Balasubramanian, Rabindranath; Kolkind, Kurt; Bakker, Gregory, Integrated circuit including programmable logic and external-device chip-enable override control.
  234. Balasubramanian,Rabindranath; Kolkind,Kurt; Bakker,Gregory, Integrated circuit including programmable logic and external-device chip-enable override control.
  235. Balasubramanian,Rabindranath; Kolkind,Kurt; Bakker,Gregory, Integrated circuit including programmable logic and external-device chip-enable override control.
  236. Madurawe,Raminda Udaya, Integrated circuits with RAM and ROM fabrication options.
  237. Madurawe,Raminda Udaya, Integrated circuits with RAM and ROM fabrication options.
  238. Bakker,Gregory; Balasubramanian,Rabindranath, Integrated multi-function analog circuit including voltage, current, and temperature monitor and gate-driver circuit blocks.
  239. Bakker,Gregory; Balasubramanian,Rabindranath, Integrated multi-function analog circuit including voltage, current, and temperature monitor and gate-driver circuit blocks.
  240. Pierce Kerry M. ; Erickson Charles R. ; Huang Chih-Tsung ; Wieland Douglas P., Interconnect architecture for field programmable gate array.
  241. Pierce Kerry M. ; Erickson Charles R. ; Huang Chih-Tsung ; Wieland Douglas P., Interconnect architecture for field programmable gate array using variable length conductors.
  242. Laramie Michael J., Interconnect structure between heterogeneous core regions in a programmable array.
  243. Laramie Michael J., Interconnect structure between heterogeneous core regions in a programmable array.
  244. Steven P. Young ; Kamal Chaudhary ; Trevor J. Bauer, Interconnect structure for a programmable logic device.
  245. Young Steven P. ; Chaudhary Kamal ; Bauer Trevor J., Interconnect structure for a programmable logic device.
  246. Madurawe, Raminda Udaya, Interconnect structures for metal configurable integrated circuits.
  247. Mohsen Amr M., Interconnect substrate with circuits for field-programmability and testing of multichip modules and hybrid circuits.
  248. Ngai, Tony; Pedersen, Bruce; Shumarayev, Sergey; Schleicher, James; Huang, Wei-Jen; Hutton, Michael; Maruri, Victor; Patel, Rakesh; Kazarian, Peter J.; Leaver, Andrew; Mendel, David W.; Park, Jim, Interconnection and input/output resources for programmable logic integrated circuit devices.
  249. Ngai,Tony; Pedersen,Bruce; Shumarayev,Sergey; Schleicher,James; Huang,Wei Jen; Hutton,Michael; Maruri,Victor; Patel,Rakesh; Kazarian,Peter J.; Leaver,Andrew; Mendel,David W.; Park,Jim, Interconnection and input/output resources for programmable logic integrated circuit devices.
  250. Ngai,Tony; Pedersen,Bruce; Shumarayev,Sergey; Schleicher,James; Huang,Wei Jen; Maruri,Victor; Patel,Rakesh, Interconnection and input/output resources for programmable logic integrated circuit devices.
  251. Pani,Peter M.; Ting,Benjamin S., Interconnection fabric using switching networks in hierarchy.
  252. Andre DeHon ; Ethan Mirsky ; Thomas F. Knight, Jr., Intermediate-grain reconfigurable processing device.
  253. DeHon Andre ; Mirsky Ethan ; Knight ; Jr. Thomas F., Intermediate-grain reconfigurable processing device.
  254. DeHon Andre ; Mirsky Ethan ; Knight ; Jr. Thomas F., Intermediate-grain reconfigurable processing device.
  255. DeHon, Andre; Mirsky, Ethan; Knight, Jr., Thomas F., Intermediate-grain reconfigurable processing device.
  256. Martin Vorbach DE; Robert Munch DE, Internal bus system for DFPS and units with two- or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity.
  257. Vorbach,Martin; M체nch,Robert, Internal bus system for DFPS and units with two-or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity.
  258. Ogawa Kyohsuke,JPX ; Tanaka Yasunori,JPX, LSI chip having programmable buffer circuit.
  259. Mirsky, Ethan; French, Robert; Eslick, Ian, Local control of multiple context processing elements with configuration contexts.
  260. Mirsky, Ethan; French, Robert; Eslick, Ian, Local control of multiple context processing elements with major contexts and minor contexts.
  261. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
  262. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
  263. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
  264. Katakura,Hiroshi; Nakashima,Yasuhiko, Logic circuit.
  265. Takewaki, Yoshiya, Logic circuit.
  266. Sako Norimitsu,JPX, Logic circuit utilizing pass transistors and logic gate.
  267. Agrawal Om Prakash ; Wright Michael James ; Shen Ju, Logic device (PLD) having direct connections between configurable logic blocks (CLBs) and configurable input/output bloc.
  268. Francis B. Heile, Logic device architecture and method of operation.
  269. Heile Francis B., Logic device architecture and method of operation.
  270. Frederick, Michael T.; Somani, Arun K., Logic element architecture for generic logic chains in programmable devices.
  271. Wilson Stanley ; Chan King W. ; Frappier Mark, Logic function module for field programmable array.
  272. Galbraith Douglas C. (Fremont CA) El Gamal Abbas (Palo Alto CA) Greene Jonathan W. (Palo Alto CA), Logic module for a programmable logic device.
  273. Galbraith Douglas C. ; El Gamal Abbas ; Greene Jonathan W., Logic module with configurable combinational and sequential blocks.
  274. New Bernard J., Logic structure and circuit for fast carry.
  275. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logical cell array and bus system.
  276. Cliff Richard G. (Santa Clara CA) Cope L. Todd (San Jose CA) Veenstra Kerry (Concord CA) Pedersen Bruce B. (Santa Clara CA), Look up table implementation of fast carry for adders and counters.
  277. New Bernard J., Look-ahead carry structure with homogeneous CLB structure and pitch larger than CLB pitch.
  278. Madurawe,Raminda Udaya, Look-up table based logic macro-cells.
  279. Madurawe,Raminda Udaya, Look-up table based logic macro-cells.
  280. Madurawe,Raminda Udaya, Look-up table based logic macro-cells.
  281. Madurawe,Raminda Udaya, Look-up table structure with embedded carry logic.
  282. Madurawe,Raminda Udaya, Look-up table structure with embedded carry logic.
  283. Madurawe,Raminda Udaya, Look-up table structure with embedded carry logic.
  284. Madurawe,Raminda Udaya, Look-up table structure with embedded carry logic.
  285. Takemura, Yasuhiko, Lookup table and programmable logic device including lookup table.
  286. Takemura, Yasuhiko, Lookup table and programmable logic device including lookup table.
  287. Takemura, Yasuhiko, Lookup table and programmable logic device including lookup table.
  288. Takemura, Yasuhiko, Lookup table and programmable logic device including lookup table.
  289. Bauer Trevor J., Lookup tables which double as shift registers.
  290. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  291. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  292. Gongwer Geoffrey S. (San Jose CA), Low power logic array device.
  293. Madurawe, Raminda Udaya; Suaris, Peter Ramyalal; White, Thomas Henry, MPGA products based on a prototype FPGA.
  294. Madurawe, Raminda Udaya; Suaris, Peter Ramyalal; White, Thomas Henry, MPGA products based on a prototype FPGA.
  295. Endo, Masami, Memory device.
  296. Madurawe, Raminda Udaya, Memory for metal configurable integrated circuits.
  297. Lin Sharon Sheau-Pyng ; Tseng Ping-Sheng, Memory simulation system and method.
  298. Madurawe, Raminda Udaya, Metal configurable integrated circuits.
  299. Forouhi Abdul R. (San Jose CA) Hawley Frank W. (Campbell CA) McCollum John L. (Saratoga CA) Yen Yeouchung (San Jose CA), Metal-to-metal antifuse with conductive.
  300. Chan, Richard, Method and apparatus for a flexible chargepump scheme for field-programmable gate arrays.
  301. Kuijsten Han, Method and apparatus for a trace buffer in an emulation system.
  302. McCollum, John, Method and apparatus for bootstrapping a programmable antifuse circuit.
  303. Chen Tao Shinn ; Bui Dam Van, Method and apparatus for configurable memory emulation.
  304. Mirsky Ethan A., Method and apparatus for configuring arbitrary sized data paths comprising multiple context processing elements.
  305. Mirsky, Ethan A., Method and apparatus for configuring arbitrary sized data paths comprising multiple context processing elements.
  306. Mirsky,Ethan A., Method and apparatus for configuring arbitrary sized data paths comprising multiple context processing elements.
  307. Mirsky Ethan ; French Robert ; Eslick Ian, Method and apparatus for controlling configuration memory contexts of processing elements in a network of multiple cont.
  308. Ethan Mirsky ; Robert French ; Ian Eslick, Method and apparatus for controlling contexts of multiple context processing elements in a network of multiple context processing elements.
  309. Sample Stephen P. ; Bershteyn Mikhail, Method and apparatus for design verification using emulation and simulation.
  310. Huang Thomas B., Method and apparatus for emulating multi-ported memory circuits.
  311. Burke, David, Method and apparatus for executing standard functions in a computer system using a field programmable gate array.
  312. Mirsky Ethan ; French Robert ; Eslick Ian, Method and apparatus for position independent reconfiguration in a network of multiple context processing elements.
  313. Mirsky Ethan ; French Robert ; Eslick Ian, Method and apparatus for retiming in a network of multiple context processing elements.
  314. Mirsky, Ethan; French, Robert; Eslick, Ian, Method and apparatus for retiming in a network of multiple context processing elements.
  315. Mirsky,Ethan; French,Robert; Eslick,Ian, Method and apparatus for retiming in a network of multiple context processing elements.
  316. Pani Peter M. ; Ting Benjamin S., Method and apparatus for universal program controlled bus.
  317. Pani Peter M. ; Ting Benjamin S., Method and apparatus for universal program controlled bus architecture.
  318. Pani, Peter M.; Ting, Benjamin S., Method and apparatus for universal program controlled bus architecture.
  319. Pani, Peter M.; Ting, Benjamin S., Method and apparatus for universal program controlled bus architecture.
  320. Pani, Peter M.; Ting, Benjamin S., Method and apparatus for universal program controlled bus architecture.
  321. Pani, Peter M.; Ting, Benjamin S., Method and apparatus for universal program controlled bus architecture.
  322. Pani,Peter M.; Ting,Benjamin S., Method and apparatus for universal program controlled bus architecture.
  323. Capps ; Jr. Louis Bennie ; Iachetta ; Jr. Richard Nicholas ; Tra An Xuan, Method and apparatus of programming FPGA devices through ASIC devices.
  324. Young Steven P., Method and circuit for operating programmable logic devices during power-up and stand-by modes.
  325. Vorbach, Martin; May, Frank; Nuckel, Armin, Method and device for processing data.
  326. Vorbach, Martin; May, Frank; Nuckel, Armin, Method and device for processing data.
  327. New Bernard J., Method and structure for providing fast conditional sum in a field programmable gate array.
  328. New Bernard J. (Los Gatos CA), Method and structure for providing fast propagation of a carry signal in a field programmable gate array.
  329. Master, Paul L., Method and system for achieving individualized protected space in an operating system.
  330. Master, Paul L., Method and system for creating and programming an adaptive computing engine.
  331. Allegrucci, Jean-Didier, Method and system for interfacing an integrated circuit to synchronous dynamic memory and static memory.
  332. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  333. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  334. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  335. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  336. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  337. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  338. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  339. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  340. Arnold,Ralf; Kleve,Helge; Siemers,Christian, Method for configuring a configurable hardware block by configuring configurable connections provided around a given type of subunit.
  341. Vorbach, Martin; Munch, Robert, Method for deadlock-free configuration of dataflow processors and modules with a two- or multidimensional programmable cell structure (FPGAs, DPGAs, etc.).
  342. Vorbach, Martin, Method for debugging reconfigurable architectures.
  343. Vorbach, Martin, Method for debugging reconfigurable architectures.
  344. Vorbach, Martin; May, Frank; Nückel, Armin, Method for debugging reconfigurable architectures.
  345. Vorbach,Martin, Method for debugging reconfigurable architectures.
  346. Vorbach,Martin; May,Frank; N체ckel,Armin, Method for debugging reconfigurable architectures.
  347. Maki Gary K. (Moscow ID) Whitaker Sterling R. (Moscow ID), Method for designing pass transistor asynchronous sequential circuits.
  348. Takemura, Yasuhiko, Method for driving semiconductor device.
  349. Martin Vorbach DE; Robert Munch DE, Method for hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs, etc.)--.
  350. Kaviani Alireza S.,CAX, Method for implementing a programmable logic device having look-up table and product-term circuitry.
  351. Wittig Ralph D. ; Mohan Sundararajarao, Method for implementing large multiplexers with FPGA lookup tables.
  352. Wittig Ralph D. ; Mohan Sundararajarao, Method for implementing large multiplexers with FPGA lookup tables.
  353. Wittig, Ralph D.; Mohan, Sundararajarao, Method for implementing large multiplexers with FPGA lookup tables.
  354. Kruse Neils A. (Cary IL), Method for in-circuit programming of a field-programmable gate array configuration memory.
  355. Vorbach, Martin; Nückel, Armin, Method for interleaving a program over a plurality of cells.
  356. Kurokawa, Yoshiyuki, Method for operating programmable logic device.
  357. Kurokawa, Yoshiyuki, Method for operating programmable logic device.
  358. Butts Michael R. ; Batcheller Jon A., Method for performing simulation using a hardware logic emulation system.
  359. Vorbach, Martin; Nückel, Armin; May, Frank; Weinhardt, Markus; Cardoso, Joao Manuel Paiva, Method for processing data.
  360. Vorbach Martin,DEX ; Munch Robert,DEX, Method for the automatic address generation of modules within clusters comprised of a plurality of these modules.
  361. Vorbach, Martin; May, Frank; Nückel, Armin, Method for the translation of programs for reconfigurable architectures.
  362. May,Frank; N?ckel,Armin; Vorbach,Martin, Method for translating programs for reconfigurable architectures.
  363. Chiang Steve S. ; Chen Wenn-Jei, Method of fabricating an antifuse.
  364. Hart Michael J. ; Look Kevin T. ; Karpovich Yakov, Method of forming multilayer amorphous silicon antifuse.
  365. Vorbach, Martin; Munch, Robert, Method of hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs , etc.).
  366. Vorbach,Martin; M체nch,Robert, Method of hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs, etc.).
  367. Yeouchung Yen ; Chen Shih-Oh ; Fang Leuh ; Poon Elaine K. ; Kruger James B., Method of making a metal to metal antifuse.
  368. Yen Yeouchung (San Jose CA) Chen Shih-Oh (Los Altos CA), Method of making metal to metal antifuse.
  369. Vorbach, Martin; Munch, Robert, Method of repairing integrated circuits.
  370. Vorbach, Martin; Munch, Robert, Method of self-synchronization of configurable elements of a programmable module.
  371. Vorbach, Martin; Munch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  372. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  373. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  374. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  375. Vorbach,Martin; M체nch,Robert, Method of self-synchronization of configurable elements of a programmable module.
  376. Vorbach, Martin; M?nch, Robert, Method of self-synchronization of configurable elements of a programmable unit.
  377. Vorbach, Martin; Munch, Robert, Method of self-synchronization of configurable elements of a programmable unit.
  378. Vorbach Martin,DEX ; Munch Robert,DEX, Method of the self-synchronization of configurable elements of a programmable unit.
  379. Caldwell, Fred, Methods and apparatus for mounting a touch sensor device.
  380. Wang,Jianguo; Fong,David; Peng,Jack Zezhong; Ye,Fei; Fliesler,Michael David, Methods and circuits for programming of a semiconductor memory cell and memory array using a breakdown phenomenon in an ultra-thin dielectric.
  381. Wang,Jianguo; Fong,David; Peng,Jack Zezhong; Ye,Fei; Fliesler,Michael David, Methods and circuits for testing programmability of a semiconductor memory cell and memory array using a breakdown phenomenon in an ultra-thin dielectric.
  382. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
  383. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
  384. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
  385. Vorbach,Martin; Baumgarte,Volker, Methods and devices for treating and processing data.
  386. Vorbach, Martin, Methods and devices for treating and/or processing data.
  387. Lee,Andy L.; McClintock,Cameron; Johnson,Brian; Cliff,Richard; Reddy,Srinivas; Lane,Chris; Leventis,Paul; Betz,Vaughn Timothy; Lewis,David, Methods for designing PLD architectures for flexible placement of IP function blocks.
  388. Madurawe,Raminda Udaya, Methods for fabricating fuse programmable three dimensional integrated circuits.
  389. Shubat Alexander ; Kablanian Adam ; Duvalyan Vardan, Module-based logic architecture and design flow for VLSI implementation.
  390. Mirsky,Ethan; French,Robert; Eslick,Ian, Multi-channel bi-directional bus network with direction sideband bit for multiple context processing elements.
  391. Kundu, Arunangshu; Narayanan, Venkatesh; McCollum, John; Plants, William C., Multi-level routing architecture in a field programmable gate array having transmitters and receivers.
  392. Kundu,Arunangshu; Narayanan,Venkatesh; McCollum,John; Plants,William C., Multi-level routing architecture in a field programmable gate array having transmitters and receivers.
  393. Madurawe,Raminda Udaya, Multi-port memory devices.
  394. Madurawe, Raminda Udaya, Multi-port thin-film memory devices.
  395. Hart Michael J. ; Look Kevin T. ; Karpovich Yakov, Multilayer amorphous silicon antifuse.
  396. Plants William C. ; Bakker Gregory W., Multiple logic family compatible output driver.
  397. Reddy, Srinivas; Jefferson, David; Lane, Christopher F.; Santurkar, Vikram; Cliff, Richard, Multiple size memories in a programmable logic device.
  398. Trimberger Stephen M. (San Jose CA), Non-reconfigurable microprocessor-emulated FPGA.
  399. Speers, Theodore; Zhu, Limin; Kolkind, Kurt; Bakker, Gregory, Non-volatile memory architecture for programmable-logic-based system on a chip.
  400. Speers,Theodore; Zhu,Limin; Kolkind,Kurt; Bakker,Gregory, Non-volatile memory architecture for programmable-logic-based system on a chip.
  401. Sample Stephen P. ; Butts Michael R., Optimized emulation and prototyping architecture.
  402. Sample, Stephen P.; Butts, Michael R., Optimized emulation and prototyping architecture.
  403. Lee, Andy L.; McClintock, Cameron R.; Johnson, Brian D.; Cliff, Richard G.; Reddy, Srinivas T.; Lane, Christopher F.; Leventis, Paul; Betz, Vaughn; Lewis, David, PLD architecture for flexible placement of IP function blocks.
  404. Lee, Andy L.; McClintock, Cameron R.; Johnson, Brian D.; Cliff, Richard G.; Reddy, Srinivas T.; Lane, Christopher F.; Leventis, Paul; Betz, Vaughn; Lewis, David, PLD architecture for flexible placement of IP function blocks.
  405. Lee, Andy L.; McClintock, Cameron; Johnson, Brian; Cliff, Richard; Reddy, Srinivas; Lane, Chris; Leventis, Paul; Betz, Vaughn Timothy; Lewis, David, PLD architecture for flexible placement of IP function blocks.
  406. Lee, Andy L.; McClintock, Cameron; Johnson, Brian; Cliff, Richard; Reddy, Srinivas; Lane, Chris; Leventis, Paul; Betz, Vaughn Timothy; Lewis, David, PLD architecture for flexible placement of IP function blocks.
  407. Lee, Andy L.; McClintock, Cameron; Johnson, Brian; Cliff, Richard; Reddy, Srinivas; Lane, Chris; Leventis, Paul; Betz, Vaughn Timothy; Lewis, David, PLD architecture for flexible placement of IP function blocks.
  408. Lee, Andy L.; McClintock, Cameron; Johnson, Brian; Cliff, Richard; Reddy, Srinivas; Lane, Christopher; Leventis, Paul; Betz, Vaughn Timothy; Lewis, David, PLD architecture for flexible placement of IP function blocks.
  409. Madurawe, Raminda Udaya, Pad invariant FPGA and ASIC devices.
  410. Madurawe, Raminda Udaya, Pads and pin-outs in three dimensional integrated circuits.
  411. Madurawe, Raminda Udaya, Pads and pin-outs in three dimensional integrated circuits.
  412. Madurawe, Raminda Udaya, Pads and pin-outs in three dimensional integrated circuits.
  413. Madurawe, Raminda Udaya, Pads and pin-outs in three dimensional integrated circuits.
  414. Sun, Shin Nan; Wong, Wayne W., Parallel programmable antifuse field programmable gate array device (FPGA) and a method for programming and testing an antifuse FPGA.
  415. Sun, Shin-Nan; Wong, Wayne W., Parallel programmable antifuse field programmable gate array device (FPGA) and a method for programming and testing an antifuse FPGA.
  416. Sun,Shin Nan; Wong,Wayne W., Parallel programmable antifuse field programmable gate array device (FPGA) and a method for programming and testing an antifuse FPGA.
  417. Vorbach, Martin, Parallel task operation in processor and reconfigurable coprocessor configured based on information in link list including termination information for synchronization.
  418. Sako, Norimitsu, Pass transistor logic circuit and a method of designing thereof.
  419. Norimitsu Sako JP, Pass-transistor logic circuit and a method of designing thereof.
  420. Norimitsu Sako JP, Pass-transistor logic circuit and a method of designing thereof.
  421. Sako Norimitsu,JPX, Pass-transistor logic circuit and a method of designing thereof.
  422. Sako,Norimitsu, Pass-transistor logic circuit and a method of designing thereof.
  423. Sako,Norimitsu, Pass-transistor logic circuit and a method of designing thereof.
  424. Pani, Peter M.; Ting, Benjamin S., Permutable switching network with enhanced interconnectivity for multicasting signals.
  425. Pani, Peter M.; Ting, Benjamin S., Permutable switching network with enhanced interconnectivity for multicasting signals.
  426. Pani, Peter M.; Ting, Benjamin S., Permutable switching network with enhanced interconnectivity for multicasting signals.
  427. Pani, Peter M.; Ting, Benjamin S., Permutable switching network with enhanced interconnectivity for multicasting signals.
  428. Pani, Peter M.; Ting, Benjamin S., Permutable switching network with enhanced interconnectivity for multicasting signals.
  429. Pani, Peter M.; Ting, Benjamin S., Permutable switching network with enhanced multicasting signals routing for interconnection fabric.
  430. Pani, Peter M.; Ting, Benjamin S., Permutable switching network with enhanced multicasting signals routing for interconnection fabric.
  431. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin, Pipeline configuration protocol and configuration unit communication.
  432. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin, Pipeline configuration protocol and configuration unit communication.
  433. Vorbach,Martin; Baumgarte,Volker; Ehlers,Gerd; May,Frank; N체ckel,Armin, Pipeline configuration unit protocols and communication.
  434. Bakker,Gregory, Power-up and power-down circuit for system-on-a-chip integrated circuit.
  435. Chen Wenn-Jei, Process ESD protection devices for use with antifuses.
  436. Vorbach Martin,DEX ; Munch Robert,DEX, Process for automatic dynamic reloading of data flow processors (DFPs) and units with two or three-dimensional programmable cell architectures (FPGAs, DPGAs and the like).
  437. Vorbach, Martin; Münch, Robert, Process for automatic dynamic reloading of data flow processors (DFPs) and units with two- or three-dimensional programmable cell architectures (FPGAs, DPGAs, and the like).
  438. Martin Vorbach DE; Robert Munch DE, Process for automatic dynamic reloading of data flow processors (dfps) and units with two-or-three-dimensional programmable cell architectures (fpgas, dpgas, and the like).
  439. Vorbach, Martin, Processor arrangement on a chip including data processing, memory, and interface elements.
  440. Vorbach, Martin; Münch, Robert, Processor chip for reconfigurable data processing, for processing numeric and logic operations and including function and interconnection control units.
  441. Vorbach, Martin; Nückel, Armin, Processor chip including a plurality of cache elements connected to a plurality of processor cores.
  442. Master, Paul L., Profiling of software and circuit designs utilizing data operation analyses.
  443. Kurokawa, Yoshiyuki, Programmable LSI.
  444. Pierzchala Edmund ; Perkowski Marek A., Programmable analog array circuit.
  445. Chan Andrew K. ; Birkner John M. ; Chua Hua-Thye, Programmable application specific integrated circuit and logic cell.
  446. Chan Andrew K. (Palo Alto CA) Birkner John M. (Portola Valley CA) Chua Hua-Thye (Los Alto Hills CA), Programmable application specific integrated circuit and logic cell therefor.
  447. Chan Andrew K. (Palo Alto CA) Birkner John M. (Woodside CA) Chua Hua T. (Los Altos Hills CA), Programmable application specific integrated circuit and logic cell therefor.
  448. Chan Andrew K. ; Birkner John M. ; Chua Hua-Thye, Programmable application specific integrated circuit and logic cell therefor.
  449. Chan Andrew K. ; Birkner John M. ; Chua Hua-Thye, Programmable application specific integrated circuit and logic cell therefor.
  450. Chua Hua-Thye, Programmable application specific integrated circuit employing antifuses and methods therefor.
  451. Kaptanoglu Sinan (San Carlos CA), Programmable dedicated FPGA functional blocks for multiple wide-input functions.
  452. Robinson Jeffrey I. ; Rouse Keith, Programmable digital signal processor integrated circuit device and method for designing custom circuits from same.
  453. Nishimura Kiyoshi,JPX ; Fuchikami Takaaki,JPX, Programmable functional device having ferroelectric material.
  454. Nishimura Kiyoshi,JPX ; Fuchikami Takaaki,JPX, Programmable functional device having ferroelectric material.
  455. Hugh Norman Chapman ; Michael Robert Whaley, Programmable gate array device.
  456. Gamal Abbas El ; El-Avat Khaled A. ; Mohsen Amr, Programmable interconnect architecture.
  457. Verheyen, Henry T.; Law, Hung-Fai S., Programmable interconnect architecture without active devices.
  458. Madurawe, Raminda Udaya, Programmable interconnect structures.
  459. Madurawe,Raminda U., Programmable interconnect structures.
  460. Madurawe,Raminda Udaya, Programmable interconnect structures.
  461. Madurawe,Raminda Udaya, Programmable interconnect structures.
  462. Madurawe,Raminda Udaya, Programmable interconnect structures.
  463. Dorairaj, Nij, Programmable latch based multiplier.
  464. Cliff Richard G. ; Cope L. Todd ; Veenstra Kerry ; Pedersen Bruce B., Programmable logic array circuits comprising look up table implementation of fast carry adders and counters.
  465. Zaveri Ketan ; Cliff Richard ; Reddy Srinivas, Programmable logic array integrated circuit with distributed random access memory array.
  466. Cliff Richard G. (Milpitas CA) Cope L. Todd (San Jose CA) McClintock Cameron R. (Mountain View CA) Leong William (San Francisco CA) Watson James A. (Santa Clara CA) Huang Joseph (San Jose CA) Ahanin , Programmable logic array integrated circuits.
  467. Cliff Richard G. ; Cope L. Todd ; Mc Clintock Cameron R. ; Leong William ; Watson James A. ; Huang Joseph ; Ahanin Bahram, Programmable logic array integrated circuits.
  468. Cliff Richard G. ; Cope L. Todd ; Mc Clintock Cameron R. ; Leong William ; Watson James A. ; Huang Joseph ; Ahanin Bahram, Programmable logic array integrated circuits.
  469. Cliff Richard G. ; Cope L. Todd ; Mc Clintock Cameron R. ; Leong William ; Watson James A. ; Huang Joseph ; Ahanin Bahram, Programmable logic array integrated circuits.
  470. Cliff Richard G. ; Cope L. Todd ; Mc Clintock Cameron R. ; Leong William ; Watson James A. ; Huang Joseph ; Ahanin Bahram, Programmable logic array integrated circuits.
  471. Cliff Richard G. ; Cope L. Todd ; Mc Clintock Cameron R. ; Leong William ; Watson James A. ; Huang Joseph ; Ahanin Bahram, Programmable logic array integrated circuits.
  472. Cliff Richard G. ; Cope L. Todd ; McClintock Cameron R. ; Leong William ; Watson James A. ; Huang Joseph ; Ahanin Bahram, Programmable logic array integrated circuits.
  473. Cliff Richard G. ; Cope L. Todd ; McClintock Cameron R. ; Leong William ; Watson James A. ; Huang Joseph ; Ahanin Bahram, Programmable logic array integrated circuits.
  474. Cliff Richard G. ; Cope L. Todd ; McClintock Cameron R. ; Leong William ; Watson James A. ; Huang Joseph ; Ahanin Bahram, Programmable logic array integrated circuits.
  475. Cliff, Richard G.; Ahanin, Bahram; Lytle, Craig Schilling; Heile, Francis B.; Pedersen, Bruce B.; Veenstra, Kerry, Programmable logic array integrated circuits.
  476. Cliff, Richard G.; Cope, L. Todd; Mc Clintock, Cameron R.; Leong, William; Watson, James A.; Huang, Joseph; Ahanin, Bahram, Programmable logic array integrated circuits.
  477. Lee Fung Fung ; Cliff Richard G. ; Cope L. Todd,MYX ; McClintock Cameron R. ; Leong William ; Watson James A. ; Huang Joseph ; Ahanin Bahram, Programmable logic array integrated circuits.
  478. Agrawal Om P. (San Jose CA) Brcich Joseph A. (San Jose CA), Programmable logic array using internally generated dynamic logic signals as selection signals for controlling its funct.
  479. Madurawe, Raminda; Dorairaj, Nij, Programmable logic based latches and shift registers.
  480. Madurawe, Raminda; Dorairaj, Nij, Programmable logic based latches and shift registers.
  481. Aoyama,Yasuhiro; Kudo,Yosuke, Programmable logic circuit.
  482. Takewaki, Yoshiya, Programmable logic circuit.
  483. Sueyoshi, Toshinori; Iida, Masahiro, Programmable logic circuit device having look up table enabling to reduce implementation area.
  484. Kurokawa, Yoshiyuki, Programmable logic device.
  485. Kurokawa, Yoshiyuki, Programmable logic device.
  486. Nishijima, Tatsuji; Yoneda, Seiichi, Programmable logic device.
  487. Siemers,Christian, Programmable logic device.
  488. Yamazaki, Shunpei; Kurokawa, Yoshiyuki, Programmable logic device.
  489. Yoneda, Seiichi; Nishijima, Tatsuji, Programmable logic device.
  490. Yoneda, Seiichi; Nishijima, Tatsuji, Programmable logic device.
  491. Yoneda, Seiichi; Nishijima, Tatsuji, Programmable logic device.
  492. Mitsumori, Toshimasa; Sayama, Takuya, Programmable logic device and programming method.
  493. Ikeda, Takayuki; Kurokawa, Yoshiyuki, Programmable logic device and semiconductor device.
  494. Ikeda, Takayuki; Kurokawa, Yoshiyuki, Programmable logic device and semiconductor device.
  495. Tony K. Ngai ; Rakesh H. Patel ; Srinivas T. Reddy ; Richard G. Cliff, Programmable logic device having embedded dual-port random access memory configurable as single-port memory.
  496. Shankar, Kapil; Chan, Thomas; Crotty, Patrick J.; Birkner, John, Programmable logic device with integrated high voltage power FET.
  497. Hung Lawrence C., Programmable logic device with partially configurable memory cells and a method for configuration.
  498. Madurawe,Raminda Udaya, Programmable logic devices comprising time multiplexed programmable interconnect.
  499. El Ayat Khaled A. (Cupertino CA) Bakker Gregory W. (Sunnyvale CA) Lien Jung-Cheun (San Jose CA) Plants William C. (Santa Clara CA) Kaptanoglu Sinan (San Carlos CA) Gopisetty Runip (Los Gatos CA) Chan, Programmable logic module and architecture for field programmable gate array device.
  500. Yee Wilson K. (Tracy CA), Programmable scan chain testing structure and method.
  501. Madurawe, Raminda U., Programmable structured arrays.
  502. Madurawe, Raminda Udaya, Programmable structured arrays.
  503. Madurawe, Raminda Udaya, Programmable structured arrays.
  504. Madurawe, Raminda Udaya, Programmable structured arrays.
  505. Madurawe,Raminda Udaya, Programmable structured arrays.
  506. Madurawe,Raminda Udaya, Programmable structured arrays.
  507. Bakker, Greg; El Ayat, Khaled; Speers, Theodore; Zhu, Limin; Schubert, Brian; Balasubramanian, Rabindranath; Kolkind, Kurt; Barraza, Thomas; Narayanan, Venkatesh; McCollum, John; Plants, William C., Programmable system on a chip.
  508. Bakker,Greg; El Ayat,Khaled; Speers,Theodore; Zhu,Limin; Schubert,Brian; Balasubramanian,Rabindranath; Kolkind,Kurt; Barraza,Thomas; Narayanan,Venkatesh; McCollum,John; Plants,William C., Programmable system on a chip.
  509. Bakker,Greg; El Ayat,Khaled; Speers,Theodore; Zhu,Limin; Schubert,Brian; Balasubramanian,Rabindranath; Kolkind,Kurt; Barraza,Thomas; Narayanan,Venkatesh; McCollum,John; Plants,William C., Programmable system on a chip.
  510. Balasubramanian, Rabindranath; Bakker, Gregory, Programmable system on a chip for power-supply voltage and current monitoring and control.
  511. Balasubramanian,Rabindranath; Bakker,Gregory, Programmable system on a chip for power-supply voltage and current monitoring and control.
  512. Balasubramanian,Rabindranath; Bakker,Gregory, Programmable system on a chip for power-supply voltage and current monitoring and control.
  513. Balasubramanian,Rabindranth; Bakker,Gregory, Programmable system on a chip for power-supply voltage and current monitoring and control.
  514. Balasubramanian,Rabindranth; Bakker,Gregory, Programmable system on a chip for power-supply voltage and current monitoring and control.
  515. Balasubramanian,Rabindranth; Bakker,Gregory, Programmable system on a chip for power-supply voltage and current monitoring and control.
  516. Balasubramanian, Rabindranath; Zhu, Limin; Bakker, Gregory, Programmable system on a chip for temperature monitoring and control.
  517. Balasubramanian,Rabindranath; Zhu,Limin; Bakker,Gregory, Programmable system on a chip for temperature monitoring and control.
  518. Balasubramanian,Rabindranath; Zhu,Limin; Bakker,Gregory, Programmable system on a chip for temperature monitoring and control.
  519. Distinti Robert J ; Smith Harry F, Programmably interconnected programmable devices.
  520. Sung Chiakang ; Chang Wanli ; Huang Joseph ; Cliff Richard G. ; Cope L. Todd ; Leong ; deceased William ; Leong ; legal representative by Louis, Programming and verification address generation for random access memory blocks in programmable logic array integrated circuit devices.
  521. Feng, Wenyi; Oswald, William A.; Roy, Michael L.; Ting, Eric, Programming programmable logic devices using hidden switches.
  522. Chu Michael Hsiao-Ming ; Patel Rakesh H., Programming programmable transistor devices using state machines.
  523. Ahrens Michael G. (Sunnyvale CA), Ram-logic tile for field programmable gate arrays.
  524. Freeman Richard D. (San Carlos CA), Random access memory (RAM) based configurable arrays.
  525. Réblewski, Frédéric; LePape, Olivier V., Reconfigurable circuit with redundant reconfigurable cluster(s).
  526. Réblewski,Frédéric, Reconfigurable circuit with redundant reconfigurable cluster(s).
  527. Vorbach, Martin, Reconfigurable elements.
  528. Vorbach, Martin, Reconfigurable elements.
  529. Kress, Rainer; Buchenrieder, Klaus, Reconfigurable gate array.
  530. Vorbach, Martin; Baumgarte, Volker, Reconfigurable general purpose processor having time restricted configurations.
  531. Barbier, Jean; LePape, Olivier; Reblewski, Frederic, Reconfigurable integrated circuit with integrated debugging facilities and scalable programmable interconnect.
  532. Vorbach,Martin; M?nch,Robert, Reconfigurable multidimensional array processor allowing runtime reconfiguration of selected individual array cells.
  533. Vorbach, Martin, Reconfigurable sequencer structure.
  534. Vorbach, Martin, Reconfigurable sequencer structure.
  535. Vorbach, Martin, Reconfigurable sequencer structure.
  536. Vorbach, Martin, Reconfigurable sequencer structure.
  537. Vorbach,Martin, Reconfigurable sequencer structure.
  538. McCollum John L. ; Hawley Frank W., Reduced leakage antifuse fabrication method.
  539. McCollum John L. ; Hawley Frank W., Reduced leakage antifuse structure.
  540. Kundu, Arunangshu; Sather, Eric; Plants, William C., Repeatable block producing a non-uniform routing architecture in a field programmable gate array having segmented tracks.
  541. Kundu, Arunangshu; Sather, Eric; Plants, William C., Repeatable block producing a non-uniform routing architecture in a field programmable gate array having segmented tracks.
  542. Kundu,Arunangshu; Sather,Eric; Plants,William C., Repeatable block producing a non-uniform routing architecture in a field programmable gate array having segmented tracks.
  543. Bangert,Joachim, Reprogrammable microprogram based reconfigurable multi-cell logic concurrently processing configuration and data signals.
  544. Kurjanowicz, Wlodek, Reverse optical proximity correction method.
  545. Vorbach, Martin; Bretz, Daniel, Router.
  546. Vorbach,Martin; Bretz,Daniel, Router.
  547. Lewis, David, Routing and programming for resistive switch arrays.
  548. Lewis, David, Routing and programming for resistive switch arrays.
  549. Lewis, David, Routing and programming for resistive switch arrays.
  550. Lewis, David M.; Leventis, Paul; Lee, Andy L.; Johnson, Brian D.; Cliff, Richard; Reddy, Srinivas T.; Lane, Christopher F.; McClintock, Cameron R.; Betz, Vaughn; Wysocki, Chris; Marquardt, Alexander , Routing architecture for a programmable logic device.
  551. Lewis, David M.; Leventis, Paul; Lee, Andy L.; Johnson, Brian D.; Cliff, Richard; Reddy, Srinivas T.; Lane, Christopher F.; McClintock, Cameron R.; Betz, Vaughn; Wysocki, Chris; Marquardt, Alexander , Routing architecture for a programmable logic device.
  552. Ochotta Emil S. ; Wieland Douglas P., Routing architecture using a direct connect routing mesh.
  553. Vorbach Martin,DEX ; Munch Robert,DEX, Run-time reconfiguration method for programmable units.
  554. Vorbach,Martin; M?nch,Robert, Run-time reconfiguration method for programmable units.
  555. Vorbach, Martin; Münch, Robert, Runtime configurable arithmetic and logic cell.
  556. Vorbach, Martin; Münch, Robert, Runtime configurable arithmetic and logic cell.
  557. Réblewski, Frédéric, Runtime reconfiguration of reconfigurable circuits.
  558. R챕blewski,Fr챕d챕ric, Runtime reconfiguration of reconfigurable circuits.
  559. Ting Benjamin S. ; Pani Peter M., Scalable multiple level tab oriented interconnect architecture.
  560. Ting Benjamin S. ; Pani Peter M., Scalable multiple level tab oriented interconnect architecture.
  561. Pani, Peter M.; Ting, Benjamin S., Scalable non-blocking switching network for programmable logic.
  562. Pani, Peter M.; Ting, Benjamin S., Scalable non-blocking switching network for programmable logic.
  563. Pani, Peter M.; Ting, Benjamin S., Scalable non-blocking switching network for programmable logic.
  564. Pani, Peter M.; Ting, Benjamin S., Scalable non-blocking switching network for programmable logic.
  565. Pani, Peter M.; Ting, Benjamin S., Scalable non-blocking switching network for programmable logic.
  566. Pani, Peter M.; Ting, Benjamin S., Scalable non-blocking switching network for programmable logic.
  567. Pani, Peter M.; Ting, Benjamin S., Scalable non-blocking switching network for programmable logic.
  568. Pani,Peter M.; Ting,Benjamin S., Scalable non-blocking switching network for programmable logic.
  569. Pani,Peter M.; Ting,Benjamin S., Scalable non-blocking switching network for programmable logic.
  570. Tokars, Roger P.; Lekki, John D., Self diagnostic accelerometer field programmable gate array (SDA FPGA).
  571. Orthner, Kent; Ambrose, Desmond; Barnes, Geoff, Self-configuring components on a device.
  572. Orthner, Kent; Ambrose, Desmond; Barnes, Geoff, Self-configuring components on a device.
  573. Orthner, Kent; Ambrose, Desmond; Barnes, Geoff, Self-configuring components on a device.
  574. Orthner, Kent; Ambrose, Desmond; Barnes, Geoff, Self-configuring components on a device.
  575. Bjorklund, Nora; Aoki, Takeshi; Kurokawa, Yoshiyuki, Semiconductor device.
  576. Ikeda, Takayuki; Kurokawa, Yoshiyuki, Semiconductor device.
  577. Kato, Kiyoshi, Semiconductor device.
  578. Kato, Kiyoshi, Semiconductor device.
  579. Matsuzaki, Takanori, Semiconductor device.
  580. Matsuzaki, Takanori, Semiconductor device.
  581. Ohmaru, Takuro; Kobayashi, Hidetomo, Semiconductor device.
  582. Yamamoto, Yoshitaka; Kato, Kiyoshi, Semiconductor device.
  583. Yamazaki, Shunpei, Semiconductor device.
  584. Yamazaki, Shunpei, Semiconductor device.
  585. Nagatsuka, Shuhei, Semiconductor device and driving method thereof.
  586. Yamamoto, Yoshitaka; Kato, Kiyoshi, Semiconductor device and method for driving the same.
  587. Kozuma, Munehiro; Miyaguchi, Atsushi, Semiconductor device, electronic component, and electronic appliance.
  588. Madurawe, Raminda Udaya, Semiconductor devices fabricated with different processing options.
  589. Madurawe,Raminda Udaya, Semiconductor devices fabricated with different processing options.
  590. Yusa Terukazu (Itami JPX) Sakashita Kazuhiro (Itami JPX) Takimoto Isao (Itami JPX) Hashizume Takeshi (Itami JPX) Komoike Tatsunori (Itami JPX), Semiconductor integrated circuit and method of designing same.
  591. Sako Norimitsu,JPX, Semiconductor integrated circuit capable of realizing logic functions.
  592. Sako Norimitsu,JPX, Semiconductor integrated circuit capable of realizing logic functions.
  593. Yano Kazuo,JPX ; Sasaki Yasuhiko,JPX, Semiconductor integrated logic circuit device using a pass transistor.
  594. Yano, Kazuo; Sasaki, Yasuhiko, Semiconductor integrated logic circuit device using a pass transistor.
  595. Wang Steven ; Tseng Ping-Sheng ; Lin Sharon Sheau-Pyng ; Tsay Ren-Song ; Sun Richard Yachyang ; Shen Quincy Kun-Hsu ; Tsai Mike Mon Yen, Simulation server system and method.
  596. Tseng Ping-Sheng ; Lin Sharon Sheau-Pyng ; Shen Quincy Kun-Hsu ; Sun Richard Yachyang ; Tsai Mike Mon Yen ; Tsay Ren-Song ; Wang Steven, Simulation/emulation system and method.
  597. Kurjanowicz, Wlodek, Split-channel antifuse array architecture.
  598. Andy Lee, Static random access memory circuits.
  599. Lee Andy, Static random access memory circuits.
  600. Master,Paul L.; Watson,John, Storage and delivery of device features.
  601. Bauer Trevor J. ; Newgard Bruce A. ; Allaire William E. ; Young Steven P., Structure for optionally cascading shift registers.
  602. Elftmann, Daniel; Speers, Theodore; Kundu, Arunangshu, Synchronous first-in/first-out block memory for a field programmable gate array.
  603. Elftmann,Daniel; Speers,Theodore; Kundu,Arunangshu, Synchronous first-in/first-out block memory for a field programmable gate array.
  604. Elftmann,Daniel; Speers,Theodore; Kundu,Arunangshu, Synchronous first-in/first-out block memory for a field programmable gate array.
  605. Lewis, David M.; Betz, Vaughn; Leventis, Paul; Chan, Michael; McClintock, Cameron R.; Lee, Andy L.; Lane, Christopher F.; Reddy, Srinivas T.; Cliff, Richard, System and method for optimizing routing lines in a programmable logic device.
  606. Leeds Kenneth E. ; Erickson Charles R., System comprising field programmable gate array and intelligent memory.
  607. Master, Paul L.; Watson, John, System for adapting device standards after manufacture.
  608. Papamarcos Mark Stanley ; Read Andrew Jefferson ; Heideman Wayne Phillip ; Mardjuki Robert Kristianto ; Couch Robert Kimberly ; Jaeger Peter Ralph ; Kappauf William Fitch ; Rudin Melvin ; Kelly Norma, System for and method of connecting a hardware modeling element to a hardware modeling system.
  609. Balasubramanian,Rabindranath; Zhu,Limin; Speers,Theodore; Bakker,Gregory, System-on-a-chip integrated circuit including dual-function analog and digital inputs.
  610. Balasubramanian,Rabindranath; Zhu,Limin; Speers,Theodore; Bakker,Gregory, System-on-a-chip integrated circuit including dual-function analog and digital inputs.
  611. , System-on-a-chip integrated circuit including dual-function analog and digital inputs.
  612. Katragadda, Ramana; Spoltore, Paul; Howard, Ric, Task definition for specifying resource requirements.
  613. Joyce,Juju; Mansur,Dan; Jefferson,David; Zhang,Changsong; Lin,Yi Wen, Techniques for sequentially transferring data from a memory device through a parallel interface.
  614. Ochotta Emil S., Template-based simulated annealing move-set that improves FPGA architectural feature utilization.
  615. Madurawe, Raminda Udaya, Three dimensional integrated circuits.
  616. Madurawe, Raminda Udaya, Three dimensional integrated circuits.
  617. Madurawe, Raminda Udaya, Three dimensional integrated circuits.
  618. Madurawe, Raminda Udaya, Three dimensional integrated circuits.
  619. Madurawe, Raminda Udaya, Three dimensional integrated circuits.
  620. Madurawe, Raminda Udaya, Three dimensional integrated circuits.
  621. Madurawe,Raminda Udaya, Three dimensional integrated circuits.
  622. Madurawe,Raminda Udaya, Three dimensional integrated circuits.
  623. Reynolds, Alan B.; Reynolds, Andrew W.; Hecht, Volker, Three input field programmable gate array logic circuit configurable as a three input look up table, a D-latch or a D flip-flop.
  624. Reynolds,Alan B.; Reynolds,Andrew W.; Hecht,Volker, Three input field programmable gate array logic circuit configurable as a three input look up table, a D-latch or a D flip-flop.
  625. Reynolds,Alan B.; Reynolds,Andrew W.; Hecht,Volker, Three input field programmable gate array logic circuit configurable as a three input look up table, a D-latch or a D flip-flop.
  626. Reynolds,Alan B.; Reynolds,Andrew W.; Hecht,Volker, Three input field programmable gate array logic circuit configurable as a three input look up table, a D-latch or a D flip-flop.
  627. Mirsky, Ethan; French, Robert; Eslick, Ian, Three level direct communication connections between neighboring multiple context processing elements.
  628. Madurawe, Raminda, Timing exact design conversions from FPGA to ASIC.
  629. Madurawe, Raminda Udaya, Timing exact design conversions from FPGA to ASIC.
  630. Madurawe,Raminda Udaya, Timing exact design conversions from FPGA to ASIC.
  631. Tseng Ping-Sheng ; Lin Sharon Sheau-Ping ; Shen Quincy Kun-Hsu, Timing-insensitive glitch-free logic system and method.
  632. Martin Vorbach DE; Robert Munch DE, UNIT FOR PROCESSING NUMERIC AND LOGIC OPERATIONS FOR USE IN CENTRAL PROCESSING UNITS (CPUS), MULTIPROCESSOR SYSTEMS, DATA-FLOW PROCESSORS (DSPS), SYSTOLIC PROCESSORS AND FIELD PROGRAMMABLE GATE ARRAY.
  633. Veenstra Kerry, Ultra-fast configuration mode for a programmable logic device.
  634. Veenstra, Kerry S., Universal logic module with arithmetic capabilities.
  635. Johnson, Brian D.; Lee, Andy L.; McClintock, Cameron; Powell, Giles V.; Leventis, Paul, Use of dangling partial lines for interfacing in a PLD.
  636. Johnson, Brian D.; Lee, Andy L.; McClintock, Cameron; Powell, Giles V.; Leventis, Paul, Use of dangling partial lines for interfacing in a PLD.
  637. Dorairaj, Nij, Using programmable latch to implement logic.
  638. Pedersen Bruce B., Variable depth memories for programmable logic devices.
  639. Tamba Nobuo,JPX ; Kusunoki Mitsugu,JPX ; Miyazaki Takeshi ; Masaki Akira,JPX ; Yamagiwa Akira,JPX, Variable logic circuit and semiconductor integrated circuit using the same.
  640. Sato, Masayuki; Shimizu, Isao; Takahashi, Hideaki; Saitoh, Yoshikazu, Variable logical circuit, semiconductor integrated circuit, and method for manufacturing semiconductor integrated circuit.
  641. Pedersen,Bruce B, Versatile RAM for a programmable logic device.
  642. Pedersen,Bruce B, Versatile RAM for programmable logic device.
  643. Vora, Madhu; Bobra, Yogendra, Very low power, high performance universal connector for reconfigurable macro cell arrays.
  644. Bakker,Gregory, Voltage-and temperature-compensated RC oscillator circuit.
  645. Bakker,Gregory, Voltage-and temperature-compensated RC oscillator circuit.
  646. New Bernard J. ; Young Steven P. ; Bapat Shekhar ; Chaudhary Kamal ; Bauer Trevor J. ; Iwanczuk Roman, Wide logic gate implemented in an FPGA configurable logic element.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로