$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Knowledge based method and apparatus for designing integrated circuits using functional specifications 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-015/60
출원번호 US-0143821 (1988-01-13)
발명자 / 주소
  • Kobayashi Hideaki (Columbia SC) Shindo Masahiro (Osaka JPX)
출원인 / 주소
  • International Chip Corporation (Columbia SC 02) Ricoh Company, Ltd. (Tokyo JPX 03)
인용정보 피인용 횟수 : 83  인용 특허 : 10

초록

The present invention provides a computer-aided design system and method for designing an application specific integrated circuit which enables a user to define functional architecture independent specifications for the integrated circuit and which translates the functional architecture independent

대표청구항

A computer-aided design system for designing an application specific integrated circuit directly from architecture independent functional specifications for the integrated circuit, comprising a macro library defining a set of architecture independent operations comprised of actions and conditions; i

이 특허에 인용된 특허 (10)

  1. Watanabe Toshinori (Sagamihara JPX) Sasaki Koji (Tokyo JPX) Yasunobu Chizuko (Yokohama JPX) Iizuka Yumiko (Machida JPX) Nagai Yoshiaki (Yokohama JPX) Yamanaka Toshiro (Yokohama JPX) Yamakoshi Minoru , Automatic layout planner and a method for automatically creating a layout plan.
  2. Hardy Steven (Palo Alto CA) Joyce Robert H. (San Jose CA), Basic expert system tool.
  3. Nishiyama Tamotsu (Hirakata JPX) Watanabe Toshinori (Sagamihara JPX) Horie Noboru (Takasaki JPX) Furihata Makoto (Gunma JPX) Kominami Yasuo (Takasaki JPX) Mori Fumihiko (Yokohama JPX), Circuit translator.
  4. Bryant Stewart F. (Redhill GB2) Baker Stephen J. (Brighton GB2) Cook Richard A. (Haywards Heath GB2), Computer aided design method and apparatus comprising means for automatically generating pin-to-pin interconnection list.
  5. Coleby Stanley E. (Salt Lake County UT) Forster Michael H. (Salt Lake County UT), Computer-aided design of systems.
  6. Erman Lee D. (Palo Alto CA) Clancey William J. (Palo Alto CA) London Philip E. (Cupertino CA) Scott A. Carlisle (Palo Alto CA) Bennett James S. (Palo Alto CA) Lark Jay S. (Palo Alto CA), Knowledge engineering tool.
  7. Darringer John A. (Mahopac NY) Joyner ; Jr. William H. (Katonah NY), Logic Synthesizer.
  8. Clemenson Gregory D. (Palo Alto CA), Method and apparatus for building knowledge-based systems.
  9. Watanabe Toshinori (Sagamihara JPX) Masuishi Tetsuya (Machida JPX) Sasaki Koji (Minato JPX) Haruna Koichi (Yokohama JPX) Horie Noboru (Takasaki JPX), Method and system of circuit pattern understanding and layout.
  10. Dunn Robert M. (Woodbridge CT), Schematic diagram generating system using library of general purpose interactively selectable graphic primitives to crea.

이 특허를 인용한 특허 (83)

  1. Binnig, Gerd; Schmidt, Guenter, Analyzing pixel data using image, thematic and object layers of a computer-implemented network structure.
  2. Conradson Scott A. (Palo Alto CA) Barford Lee A. (Mountain View CA) Fisher William D. (San Jose CA) Weinstein Michael J. (Los Altos CA) Wilker Julie D. (Mountain View CA), Apparatus and method for computer-aided design of sheet metal fabricated parts.
  3. Butts Michael R. ; Batcheller Jon A., Apparatus and method for performing computations with electrically reconfigurable logic devices.
  4. Nishimoto Masakazu,JPX ; Furuichi Tetsuo,JPX ; Hashimoto Takeyoshi,JPX ; Masuda Takahiro,JPX, Apparatus for automatically generating logic circuit.
  5. Sharon Sheau-Pyng Lin, Array board interconnect system and method.
  6. Matsumoto Noriko (Kyoto JPX) Nishiyama Tamotsu (Osaka JPX), Automated logic circuit design system.
  7. Ginetti Arnold,FRX ; Schaefer Thomas J. ; Shur Robert D. ; Kingsley Christopher H., Automated optimization of hierarchical netlists.
  8. Tsai Chiu-Mei (Taichung TWX) Kuo Mei-Ling (Kaohsiung TWX) Huang Kuo-Chih (Hsin-Chu TWX), Automatic code pattern generator for repetitious patterns in an integrated circuit layout.
  9. Liu, Louis, Automatic integrated circuit design kit qualification service provided through the internet.
  10. Kunimine Naoki,JPX ; Fukai Masakatsu,JPX ; Kimura Noboru,JPX ; Kanou Toshiyuki,JPX, CAE system for preparing transmission network and analyzing load in mechanical system.
  11. Wilson, Jr., Thomas G., Circuit simulator.
  12. Binnig, Gerd; Schmidt, Guenter; Schaepe, Arno, Cognition integrator and language.
  13. Chang Norman H. (Fremont CA) Chang Keh-Jeng (Sunnyvale CA) Lee Keunmyung (Redwood City CA) Oh Soo-Young (Fremont CA), Computer-aided design methods and apparatus for multilevel interconnect technologies.
  14. Camiener,Jeffrey; Kassel,David; McCoy,Michael, Computer-aided design neutral graphical data interface.
  15. Jones Edwin (Sunnyvale CA) Kong Soon (San Jose CA) Eirikkson Asgeir Th. (Los Gatos CA), Concurrently operating design tools in an electronic computer aided design system.
  16. Schmidt, Guenter; Binnig, Gerd; Schoenmeyer, Ralf; Schaepe, Arno, Context driven image mining to generate image-based biomarkers.
  17. Schmidt, Guenter; Binnig, Gerd; Schoenmeyer, Ralf; Schaepe, Arno, Context driven image mining to generate image-based biomarkers.
  18. Sharon Sheau-Pyng Lin ; Ping-Sheng Tseng, Converification system and method.
  19. Rompaey Karl Van,BEX ; Verkest Diederik,BEX ; Vanhoof Jan,BEX ; Lin Bill,BEX ; Bolsens Ivo,BEX ; De Man Hugo,BEX, Design environment and a design method for hardware/software co-design.
  20. Chiu,Anthony M., Design of integrated circuit package using parametric solids modeller.
  21. Fairbanks Brent Alan, Design verification method for programmable logic design.
  22. Fairbanks, Brent Alan, Design verification method for programmable logic design.
  23. Fairbanks,Brent A., Design verification method for programmable logic design.
  24. Hwang Wei ; Joshi Rajiv Vasant ; Katayama Yasunao,JPX, Emulating quasi-synchronous DRAM with asynchronous DRAM.
  25. Sample Stephen P. ; Bershteyn Mikhail ; Butts Michael R. ; Bauer Jerry R., Emulation system with time-multiplexed interconnect.
  26. Stephen P. Sample ; Mikhail Bershteyn ; Michael R. Butts ; Jerry R. Bauer, Emulation system with time-multiplexed interconnect.
  27. Ballard Dan, Expert system inference circuit.
  28. Fakhry Nader, Extractor and schematic viewer for a design representation, and associated method.
  29. Binnig, Gerd; Schmidt, Guenter, Generating an anatomical model using a rule-based segmentation and classification process.
  30. Binnig, Gerd; Schmidt, Guenter, Generating an anatomical model using a rule-based segmentation and classification process.
  31. Kodosky Jeffrey L. (Austin TX) Truchard James J. (Austin TX) MacCrisken John E. (Palo Alto CA), Graphical system for modelling a process and associated method.
  32. Sample Stephen P. ; D'Amour Michael R. ; Payne Thomas S., Hardware logic emulation system.
  33. Butts Michael R. (Portland OR) Batcheller Jon A. (Newberg OR), Hardware logic emulation system with memory capability.
  34. Read Andrew J. (Sunnyvale CA) Papamarcos Mark S. (San Jose CA) Heideman Wayne P. (San Jose CA) Mardjuki Robert K. (Peasanton CA) Couch Robert K. (Santa Cruz CA) Jaeger Peter R. (San Jose CA) Kappauf , Hardware modeling system and method of use.
  35. Heimlich Michael C. ; St. Hilaire Kenneth R., Hierarchical adaptive state machine for emulating and augmenting software.
  36. Gupte Vilas V. ; Adkar Sanjay, Integrated circuit design decomposition.
  37. Kaepp Gregory A. ; Becker Beverly J., Intelligent CAD process.
  38. Katayama Yasunao,JPX ; Kosonocky Stephen V. ; Munetoh Seiji,JPX, Intelligent media memory statically mapped in unified memory architecture.
  39. Michael D. Rostoker ; Carlos Dangelo ; Daniel R. Watkins, METHOD AND SYSTEM FOR CREATING, DERIVING AND VALIDATING STRUCTURAL DESCRIPTION OF ELECTRONIC SYSTEM FROM HIGHER LEVEL, BEHAVIOR-ORIENTED DESCRIPTION, INCLUDING INTERACTIVE SCHEMATIC DESIGN AND SIMULA.
  40. Lin Sharon Sheau-Pyng ; Tseng Ping-Sheng, Memory simulation system and method.
  41. Garloff Gary W. (Kingwood TX) McKee Kevin S. (Kingwood TX) Coats S. Mark (Houston TX) Poock Ted C. (Kingwood TX), Method and apparatus for a fully inherited object-oriented computer system for generating source code from user-entered.
  42. Kuijsten Han, Method and apparatus for a trace buffer in an emulation system.
  43. Aubel, Mark D.; Kerzman, Joseph P.; Nead, James M.; Rezek, James E., Method and apparatus for associating selected circuit instances and for performing a group operation thereon.
  44. Chen Tao Shinn ; Bui Dam Van, Method and apparatus for configurable memory emulation.
  45. Sample Stephen P. ; Bershteyn Mikhail, Method and apparatus for design verification using emulation and simulation.
  46. Dockser Kenneth A. ; Ehmann Gregory E., Method and apparatus for efficiently implementing complex function blocks in integrated circuit designs.
  47. Dangelo Carlos ; Deeley Richard ; Nagasamy Vijay ; Vafai Manoucher, Method and system for creating and validating low level description of electronic design.
  48. Dangelo Carlos ; Watkins Daniel ; Mintz Doron, Method and system for creating and validating low level description of electronic design from higher level, behavior-or.
  49. Dangelo Carlos (Los Gatos CA) Watkins Daniel (Los Altos CA) Mintz Doron (Sunnyvale CA), Method and system for creating and validating low level description of electronic design from higher level, behavior-ori.
  50. Dangelo Carlos ; Nagasamy Vijay ; Ponukumati Vijayanand, Method and system for creating and validating low-level description of electronic design.
  51. Rostoker Michael D. ; Dangelo Carlos ; Bair Owen S., Method and system for creating and verifying structural logic model of electronic design from behavioral description, i.
  52. Dangelo Carlos (Los Gatos CA) Mintz Doron (Sunnyvale CA) Vafai Manouchehr (Los Gatos CA), Method and system for creating, validating, and scaling structural description of electronic device.
  53. Dangelo Carlos ; Mintz Doron ; Vafai Manouchehr, Method and system for creating, validating, and scaling structural description of electronic device.
  54. Jones Thomas R. (Scottsdale AZ) Crain Steven L. (Chandler AZ) Burkis Joseph J. (Hilton NY), Method for determining timing delays associated with placement and routing of an integrated circuit.
  55. Duncan Robert G. (Castroville CA), Method for entering state flow diagrams using schematic editor programs.
  56. Duncan Robert G. (Castroville CA), Method for entering state flow diagrams using schematic editor programs.
  57. Ternulf,Yngve; Pourmakhdomi,Shahram; Otreus,Finn, Method for inserting objects into a working area in a computer application.
  58. Butts Michael R. ; Batcheller Jon A., Method for performing simulation using a hardware logic emulation system.
  59. Duncan Robert G., Method for spawning two independent states in a state flow diagram.
  60. Bracha Gabriel,ILX ; Weisberger Eytan,ILX, Method for testing and for generating a mapping for an electronic device.
  61. Chiang Kuang-Wei (Easton PA) Lo Chi-Yuan (Basking Ridge NJ) Paik Doowan (Scotch Plains NJ) Su Shun-Lin (Macungie PA), Method of compressing data for use in performing VLSI mask layout verification.
  62. Tetelbaum, Alexander, Method of control cell placement to minimize connection length and cell delay.
  63. Seidel Jorge P. ; Knapp Steven K., Method of optimizing resource allocation starting from a high level block diagram.
  64. Casselman Steve M., Modular, hybrid processor and method for producing a modular, hybrid processor.
  65. Ballard Dan (San Diego CA), Net list generation for a rule base.
  66. Bell Martin J. (Santa Clara CA), Netlist editor allowing for direct, interactive low-level editing of netlists.
  67. McDermith William Ono ; Banki Mehrdad ; Bush Kevin Michael, Partitioning of Boolean logic equations into physical logic devices.
  68. Schnaare,Theodore; Richardson,Amanda, Process transmitter with a plurality of operating modes.
  69. Shackleford J. Barry,JPX ; Yasuda Mitsuhiro,JPX ; Okushi Etsuko,JPX, Processor synthesis system and processor synthesis method.
  70. Wang Steven ; Tseng Ping-Sheng ; Lin Sharon Sheau-Pyng ; Tsay Ren-Song ; Sun Richard Yachyang ; Shen Quincy Kun-Hsu ; Tsai Mike Mon Yen, Simulation server system and method.
  71. Tseng Ping-Sheng ; Lin Sharon Sheau-Pyng ; Shen Quincy Kun-Hsu ; Sun Richard Yachyang ; Tsai Mike Mon Yen ; Tsay Ren-Song ; Wang Steven, Simulation/emulation system and method.
  72. Nakayama, Katsutoshi; Kojima, Satoshi; Oda, Syouhei, Storage medium in which data for designing an integrated circuit is stored and method of fabricating an integrated circuit.
  73. Rostoker Michael D. ; Watkins Daniel R., System and method for creating and validating structural description of electronic system from higher-level and behavior.
  74. Goh, Eng Lim, System and method for optimizing computational density.
  75. Smith,Terrance W., System and process for client-driven automated computer-aided drafting.
  76. Papamarcos Mark Stanley ; Read Andrew Jefferson ; Heideman Wayne Phillip ; Mardjuki Robert Kristianto ; Couch Robert Kimberly ; Jaeger Peter Ralph ; Kappauf William Fitch ; Rudin Melvin ; Kelly Norma, System for and method of connecting a hardware modeling element to a hardware modeling system.
  77. Imahashi Masahiko (Tokyo JPX), System for creating datapath circuit layout.
  78. Cantone Michael R. (Westfield NJ) Woo Nam-Sung (New Providence NJ), System for synthesizing field programmable gate array implementations from high level circuit descriptions.
  79. Luk Wing K. ; Hwang Wei ; Katayama Yasunao,JPX, System-on-chip layout compilation.
  80. Benbow,James B.; Finley,Gary A.; Chandran,Ravi V. C.; Woods,Nathan A.; Kononov,Roman, Systems and methods for providing co-processors to computing systems.
  81. Ballard Dan, Test system with inference circuit.
  82. Tseng Ping-Sheng ; Lin Sharon Sheau-Ping ; Shen Quincy Kun-Hsu, Timing-insensitive glitch-free logic system and method.
  83. Avery James M. ; Isenberg William D., Tunable architecture for device adapter.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로