$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

High power transistor with voltage, current, power, resistance, and temperature sensing capability 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-029/78
출원번호 US-0223059 (1988-07-22)
발명자 / 주소
  • Zommer Nathan (Palo Alto CA)
출원인 / 주소
  • IXYS Corporation (San Jose CA 02)
인용정보 피인용 횟수 : 18  인용 특허 : 8

초록

One or more probe cells are use to sense voltage and current accurately and without affecting performance of the switching device (T1) or the load. In addition, power, resistance, and temperature can be determined from the voltage and current. Voltage sensing is accomplished by placing a large value

대표청구항

A power MOSFET comprising: a volume of semiconductor doped to a first conductivity type; first and second pluralities of MOSFET cells formed in respective first and second regions of said semiconductor volume, each MOSFET cell having a region doped to a second conductivity type opposite said first c

이 특허에 인용된 특허 (8)

  1. Heuwieser Erwin (Haar DEX) Schwaiger Kurt (Wolfratshausen DEX), FET gating circuit for switching electrical loads.
  2. Yilmaz Hamza (Dewitt NY), Insulated gate device with configured emitter contact pad.
  3. Bencuya Izak (San Jose CA) Cogan Adrian I. (San Jose CA), Insulated gate transistor array.
  4. Eng John E. (Buena Park CA), Leakage regulator circuit for a field effect transistor.
  5. Baker Richard H. (Bedford MA) Maddox Edward L. (Lexington MA), MOSFET AC switch.
  6. Cogan Adrian I. (San Jose CA), Power DMOS transistor with high speed body diode.
  7. Walden John P. (Schenectady NY) Wildi Eric J. (Clifton Park NY), Power semiconductor device with main current section and emulation current section.
  8. Jaycox Jeffrey M. (Allen TX) Pitzer Dorman C. (Plano TX), Vertical MOSFET with current monitor utilizing common drain current mirror.

이 특허를 인용한 특허 (18)

  1. Wachter, Franz, Component arrangement having an evaluation circuit for detecting wear on connections.
  2. Ball,Alan R., Diagnostic circuit and method therefor.
  3. Inoue, Akira; Gotou, Seiki, High power semiconductor device having source electrodes connected by air bridges and having opposite current path directions.
  4. Masaru Murakami JP, Integrated circuit device having process parameter measuring circuit.
  5. Cooper, Christopher B.; Liu, Ming-Bo; Martin, Chris G.; Manning, Troy A.; Casper, Stephen L.; Dennison, Charles H.; Shirley, Brian M.; Brown, Brian L.; Batra, Shubneesh, METHOD FOR STORING A TEMPERATURE THRESHOLD IN AN INTEGRATED CIRCUIT, METHOD FOR STORING A TEMPERATURE THRESHOLD IN A DYNAMIC RANDOM ACCESS MEMORY, METHOD OF MODIFYING DYNAMIC RANDOM ACCESS MEMORY OPE.
  6. Cooper, Christopher B.; Liu, Ming-Bo; Martin, Chris G.; Manning, Troy A.; Casper, Stephen L.; Dennison, Charles H.; Shirley, Brian M.; Brown, Brian L.; Batra, Shubneesh, METHOD OF STORING A TEMPERATURE THRESHOLD IN AN INTEGRATED CIRCUIT, METHOD OF MODIFYING OPERATION OF DYNAMIC RANDOM ACCESS MEMORY IN RESPONSE TO TEMPERATURE, PROGRAMMABLE TEMPERATURE SENSING CIRCUIT .
  7. Iwasa Kiyoaki,JPX ; Ohshima Shigeo,JPX, MOS TEG structure.
  8. Cooper Christopher B. ; Liu Ming-Bo ; Martin Chris G. ; Manning Troy A. ; Casper Stephen L. ; Dennison Charles H. ; Shirley Brian M. ; Brown Brian L. ; Batra Shubneesh, Method of storing a temperature threshold in an integrated circuit, method of modifying operation of dynamic random access memory in response to temperature, programmable temperature sensing circuit .
  9. Hierold Christofer,DEX, Power semiconductor component with monolithically integrated precision resistor and method for the manufacture thereof.
  10. Barker Richard J.,GBX, Power transistor device having hot-location and cool-location temperature sensors.
  11. Bienvenu Philippe,FRX, Protection of a vertical MOS transistor associated with measurement cells.
  12. Dupuy, Philippe; Guillot, Laurent; Moreau, Eric; Turpin, Pierre, Protection of an integrated circuit and method thereof.
  13. Davies Robert B. (Tempe AZ) Schultz Warren J. (Tempe AZ), Semiconductor device having a large sense voltage.
  14. Iwasa Kiyoaki (Tokyo JPX) Ohshima Shigeo (Yokohama JPX), Semiconductor integrated circuit.
  15. Chong-man Yun KR; Ki-hyun Lee KR; Kwang-yeon Jun KR, Sense FET having a selectable sense current ratio and method of manufacturing the same.
  16. Krishnan,Anand T.; Krishnan,Srikanth; Reddy,Vijay; Chancellor,Cathy, System and method for accurate negative bias temperature instability characterization.
  17. Gebara, Fadi Hikmat; Kuang, Jente Benedict; Muench, Paul D.; Sperling, Michael A., System to evaluate a voltage in a charge pump and associated methods.
  18. Clemente Stefano, Temperature detection of power semiconductors performed by a co-packaged analog integrated circuit.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로