$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Process for manufacturing plastic pin grid arrays and the product produced thereby 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/56
출원번호 US-0145977 (1988-02-02)
발명자 / 주소
  • Chang Kin-Shiung (Meriden CT) Armer Thomas A. (New Haven CT) Bridges William G. (San Jose CA)
출원인 / 주소
  • Olin Corporation (New Haven CT 02)
인용정보 피인용 횟수 : 19  인용 특허 : 24

초록

A process for forming an integrated circuit pin grid array package comprising a flexible metal tape adapted for use in tape automated bonding with a plurality of holes. Terminal pins are inserted in the holes and the tapes and pins are disposed within a mold so that a cavity is formed about the pins

대표청구항

A process for forming an integrated circuit pin grid array package, comprising the steps of: providing an interconnect tape having first and second opposing surfaces, said first surface having a metal circuit pattern defining a plurality of leads; forming a plurality of holes of a first diameter in

이 특허에 인용된 특허 (24)

  1. Butt Sheldon H. (Godfrey IL) Smith ; III Edward F. (Madison CT) Gyurina F. Dennis (West Haven CT), Adhesion primers for encapsulating epoxies.
  2. Butt Sheldon H. (Godfrey IL) Smith ; III Edward F. (Madison CT) Gyurina F. Dennis (West Haven CT), Adhesion primers for encapsulating epoxies.
  3. Alemanni, James C., Carrier for pin grid array.
  4. Newton Edward L. (Tempe AZ) Swendrowski Steven D. (Chander AZ), Carrier for tape automated bonded semiconductor device.
  5. Butt Sheldon H. (Godfrey IL) Smith ; III Edward F. (Madison CT) Gyurina F. Dennis (West Haven CT), Casing for electronic components.
  6. Lindsay Paul H. (Vernon NY), Heat sink assembly for protecting pins of electronic devices.
  7. Colombo Piero (Monza ITX) Cellai Marino (Bresso ITX) Cognetti de Martiis Carlo (Milan ITX), High reliability metal and resin container for a semiconductor device.
  8. Tsuchiya Masatoshi (Hitachi JPX) Ogihara Satoru (Hitachi JPX) Kagohara Hiromi (Hitachi JPX) Otsuka Kanji (Higashi-Yamato JPX) Oishi Tomoji (Hitachi JPX), Integrated circuit package with low-thermal expansion lead pieces.
  9. Werther William E. (Glen Cove NY), Interconnection package suitable for electronic devices and methods for producing same.
  10. Pienimaa Seppo (Virkkala FIX), Method for encapsulating semiconductor components mounted on a carrier tape.
  11. Sakai Kunito (Hyogo JPX) Matsuda Sadamu (Hyogo JPX) Takahama Takashi (Hyogo JPX), Method of resin encapsulating a semiconductor device.
  12. Bennett, Benny M.; Meehan, Robert F.; Zell, Dale R., Modular receptacle pin grid array.
  13. Chia Chok J. (Santa Clara CA), Molded pin grid array package GPT.
  14. Yamaguti Yukio (Tokyo JPX), Package.
  15. Moloney Richard (Delanco NJ), Pin grid array straightening method and apparatus.
  16. Theobald Paul R. (Signal Mountain TN), Plastic chip carrier package.
  17. Greenberg ; Leon S., Plastic encapsulated semiconductor devices.
  18. Muehling Richard (Cranston RI), Plastic pin grid array chip carrier.
  19. Marchisi Giuseppe (Milan ITX) Cognetti De Martiis Carlo (Milan ITX), Process for making single-in-line integrated electronic component.
  20. Bridges William G. (Meriden CT) Armer Thomas A. (New Haven CT) Chang Kin-Shiung (Meriden CT), Process for manufacturing plastic pin grid arrays and the product produced thereby.
  21. Hatakeyama Mikio (Tokyo JPX), Resin-molded semiconductor device having heat radiating plate embedded in the resin.
  22. Honda Norio (Kawasaki JPX) Sugahara Takehisa (Kawasaki JPX), Semiconductor device.
  23. Murphy James V. (Warwick RI), Socket terminal positioning method and construction.
  24. Jung James E. (Westfield IN) Koors Mark A. (Kokomo IN) Lutz Phillip A. (Kokomo IN), Surface mount package for encapsulated tape automated bonding integrated circuit modules.

이 특허를 인용한 특허 (19)

  1. Mahulikar Deepak ; Hoffman Paul R. ; Braden Jeffrey S., Ball grid array electronic package.
  2. Shyh-Ming Chang TW; Jwo-huei Jou TW; Yu-Chi Lee TW; Dyi-Chung Hu TW, Composite bump bonding.
  3. McDermott, Brian J.; McGowan, Daniel; Spotts, Jr., Ralph Leo; Tryzbiak, Sid, Electrical device with teeth joining layers and method for making the same.
  4. Chou Ming-Ching,TWX, Jig for facilitating surface-soldering pin to laminated metal sheet.
  5. Mahulikar Deepak (Madison CT) Hoffman Paul R. (Modesto CA) Braden Jeffrey S. (Livermore CA), Metal ball grid array package with improved thermal conductivity.
  6. Carpenter, Charles, Method for array processing of surface acoustic wave devices.
  7. Sato Hiroaki,JPX ; Ebe Masayoshi,JPX, Method for producing circuit board, for semiconductor package, having cavity for accommodating semiconductor element.
  8. San Antonio, Romarico Santos; Subagio, Anang; Macaraeg, Glenn; Bajacan Ramos, Mary Jean, Method of making flip-chip package with underfill.
  9. Veitschegger, William K.; Sauer, Scott, Method of mounting a component in an edge-plated hole formed in a printed circuit board.
  10. Werther William E. (Wood Ranch CA), Methods for interconnecting integrated circuits.
  11. Wen-chou Vincent Wang ; Thomas J. Massingill ; Yasuhito Takahashi ; Lei Zhang, Modules with pins and methods for making modules with pins.
  12. Yasunaga, Shoji, Resin-sealed semiconductor device.
  13. Miyakoshi, Masaoki, Semiconductor device.
  14. Nishizawa, Tatsuo; Tada, Shinji; Kinoshita, Yoshito; Ikeda, Yoshinari; Mochizuki, Eiji, Semiconductor device and method for manufacturing the semiconductor device.
  15. Nishizawa, Tatsuo; Tada, Shinji; Kinoshita, Yoshito; Ikeda, Yoshinari; Mochizuki, Eiji, Semiconductor device and method for manufacturing the semiconductor device.
  16. Parthasarathi Arvind ; Mahulikar Deepak, Semiconductor package with molded plastic body.
  17. Werther William E., Space-saving assemblies for connecting integrated circuits to circuit boards.
  18. Kawabata, Kazuhiro; Miyawaki, Kiyoshige; Ueda, Yoshiaki; Nakamoto, Shinji; Sugimoto, Tsutomu, Substrate for mounting device and package for housing device employing the same.
  19. Mohammad, Anwar A.; Chew, Soon Ing, Thermally enhanced electronic package.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로