$\require{mediawiki-texvc}$
  • 검색어에 아래의 연산자를 사용하시면 더 정확한 검색결과를 얻을 수 있습니다.
  • 검색연산자
검색연산자 기능 검색시 예
() 우선순위가 가장 높은 연산자 예1) (나노 (기계 | machine))
공백 두 개의 검색어(식)을 모두 포함하고 있는 문서 검색 예1) (나노 기계)
예2) 나노 장영실
| 두 개의 검색어(식) 중 하나 이상 포함하고 있는 문서 검색 예1) (줄기세포 | 면역)
예2) 줄기세포 | 장영실
! NOT 이후에 있는 검색어가 포함된 문서는 제외 예1) (황금 !백금)
예2) !image
* 검색어의 *란에 0개 이상의 임의의 문자가 포함된 문서 검색 예) semi*
"" 따옴표 내의 구문과 완전히 일치하는 문서만 검색 예) "Transform and Quantization"

특허 상세정보

Adaptive processing system having an array of individually configurable processing components

국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판) G06F-015/16   
미국특허분류(USC) 364/200 ; 364/2322 ; 364/2294 ; 364/2318
출원번호 US-0273155 (1988-11-18)
발명자 / 주소
출원인 / 주소
인용정보 피인용 횟수 : 179  인용 특허 : 15
초록

An adaptive processing system for real-time signal processing of one or more input signals in parallel-pipeline fashion is provided. According to the invention, the adaptive processing system includes a random access processor having an array of processing elements each being individually configurable. A man-machine interface receives instructions defining how an input signal is to be processed by the random access processor. A configuration controller responsive to the interface is used to generate configuration data defining a configuration of the rand...

대표
청구항

A random access processor for real-time signal processing of an input signal, comprising an array having at least first and second contiguous processing elements, each of said processing elements including: first, second and third programmable switches, said first programmable switch of said second processing element slaved to said third programmable switch of said first processing element, a multiplier having a first input connected to an output of said first programmable switch, a second input and an output; a latch having an input connected to an outp...

이 특허에 인용된 특허 (15)

  1. Huberman Bernardo A. (Palo Alto CA) Hogg Tad H. (Anchorage AK). Adaptive self-repairing processor array. USP1986054591980.
  2. Johnsen Ottar (Middletown NJ). Apparatus and method for compression of facsimile information by pattern matching. USP1986084606069.
  3. Barnes George H. (Wayne PA) Lundstrom Stephen F. (Wayne PA) Shafer Philip E. (Holmes PA). Array processor architecture connection network. USP1982124365292.
  4. Morton Steven G. (Oxford CT). Associative array with five arithmetic paths. USP1986044580215.
  5. Sternberg Stanley R. (Ann Arbor MI) Lougheed Robert M. (Ann Arbor MI). Bit enable circuitry for an image analyzer system. USP1984044442543.
  6. Rawlings Robert L. (El Toro CA) Watson Morris G. (Mission Viejo CA). Data communications subsystem. USP1979054156907.
  7. McCanny John V. (Belfast GB5) McWhirter John G. (Malvern GB2) Wood Kenneth W. (Newcastle-upon-Tyne GB2). Digital data processor for multiplying data by a coefficient set. USP1987104701876.
  8. Kent Ernest W. (Gaithersburg MD). Image processor. USP1986074601055.
  9. Cooper Leon N. (Providence RI) Elbaum Charles (Providence RI). Information processing system. USP1976043950733.
  10. Cooper Leon N. (Providence RI) Elbaum Charles (Providence RI). Information processing system using threshold passive modification. USP1981034254474.
  11. Sternberg Stanley R. (1606 Hillridge Ann Arbor MI 48103) Dargel William O. (90 W. Joy Rd. Ann Arbor MI 48105) Lougheed Robert M. (1206 Wines Dr. Ann Arbor MI 48103) McCubbrey David L. (125 W. Hoover . Neighborhood transformation logic circuitry for an image analyzer system. USP1984114484346.
  12. McCubbrey David L. (Ann Arbor MI). Parallel pipeline image processor. USP1984114484349.
  13. Slack Thomas B. (Oxford CT) Denenberg Jeffrey N. (Trumbull CT). Probabilistic learning element. USP1986064593367.
  14. Kung Hsiang-Tsung (Pittsburgh PA) Leiserson Charles E. (Pittsburgh PA). Systolic array apparatuses for matrix computations. USP1985014493048.
  15. Ackland, Bryan D.; Burr, David J.; Weste, Neil H. E.. Time warp signal recognition processor for matching signal patterns. USP1983054384273.

이 특허를 인용한 특허 피인용횟수: 179

  1. Collins Clive Allan ; Dapp Michael Charles ; Dieffenderfer James Warren ; Kuchinski David Christopher ; Knowles Billy Jack ; Nier Richard Edward ; Retter Eric Eugene ; Richardson Robert Reist ; Rolfe. APAP I/O programmable router. USP1999105963745.
  2. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2013028380884.
  3. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2015049015352.
  4. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2014048706916.
  5. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2009107606943.
  6. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2015109164952.
  7. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543795.
  8. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098533431.
  9. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543794.
  10. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements. USP2013018356161.
  11. Barker Thomas Norman ; Collins Clive Allan ; Dapp Michael Charles ; Dieffenderfer James Warren ; Grice Donald George ; Kogge Peter Michael ; Kuchinski David Christopher ; Knowles Billy Jack ; Lesmeis. Advanced parallel array processor (APAP). USP1998025717943.
  12. Barker Thomas Norman ; Collins Clive Allan ; Dapp Michael Charles ; Dieffenderfer James Warren ; Grice Donald George ; Kogge Peter Michael ; Kuchinski David Christopher ; Knowles Billy Jack ; Lesmeis. Advanced parallel array processor (APAP). USP1998015710935.
  13. Barker Thomas N. (Vestal NY) Collins Clive A. (Poughkeepsie NY) Dapp Michael C. (Endwell NY) Dieffenderfer James W. (Owego NY) Grice Donald G. (Kingston NY) Knowles Billy J. (Kingston NY) Lesmeister . Advanced parallel array processor I/O connection. USP1997045617577.
  14. Dapp Michael C. (Endwell NY) Barker Thomas N. (Vestal NY) Dieffenderfer James W. (Owego NY) Knowles Billy J. (Kingston NY) Lesmeister Donald M. (Vestal NY) Nier Richard E. (Apalachin NY) Rolfe David . Advanced parallel processor including advanced support hardware. USP1996125588152.
  15. Master, Paul L.; Uvacek, Bohumir. Apparatus and method for adaptive multimedia reception and transmission in communication environments. USP2015049002998.
  16. Hennenhoefer Eric Todd ; Raymond Jonathan Henry. Apparatus and method for partitioning multiport rams. USP1998045737578.
  17. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2016059330058.
  18. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2014118880849.
  19. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2012088250339.
  20. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements. USP2017039594723.
  21. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements. USP2012078225073.
  22. Wilkinson Paul A. (Apalachin NY) Kogge Peter M. (Endicott NY). Array processor dotted communication network based on H-DOTs. USP1997055630162.
  23. Dieffenderfer James Warren ; Kogge Peter Michael ; Wilkinson Paul Amba ; Schoonover Nicholas Jerome. Associative parallel processing system. USP1998105822608.
  24. Wilkinson Paul Amba ; Dieffenderfer James Warren ; Kogge Peter Michael ; Schoonover Nicholas Jerome. Autonomous SIMD/MIMD processor memory elements. USP1998025717944.
  25. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd. Bus systems and reconfiguration methods. USP2012028127061.
  26. Vorbach, Martin. Chip including memory element storing higher level memory data on a page by page basis. USP2016099436631.
  27. Kan,Makiko. Circuit design method, apparatus, and program. USP2006077076744.
  28. Vorbach, Martin; Münch, Robert. Circuit having a multidimensional structure of configurable cells that include multi-bit-wide inputs and outputs. USP2010107822968.
  29. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James. Communications module, device, and method for implementing a system acquisition function. USP2009117620097.
  30. Lee Tsung-En Andy ; Cox Donald C.. Computation using codes for controlling configurable computational circuit. USP2000106128724.
  31. Master, Paul L.; Watson, John. Configurable hardware based digital imaging apparatus. USP2009107609297.
  32. Vorbach, Martin; Nuckel, Armin. Configurable logic integrated circuit having a multidimensional structure of configurable elements. USP2017069690747.
  33. Vorbach, Martin; Nückel, Armin. Configurable logic integrated circuit having a multidimensional structure of configurable elements. USP2014058726250.
  34. Scheuermann, W. James; Hogenauer, Eugene B.. Control node for multi-core system. USP20190110185502.
  35. Wilkinson Paul Amba ; Barker Thomas Norman ; Dieffenderfer James Warren ; Kogge Peter Michael ; Lesmeister Donald Michael ; Richardson Robert Reist ; Smoral Vincent John. Controller for a SIMD/MIMD array having an instruction sequencer utilizing a canned routine library. USP1998065765012.
  36. Vorbach, Martin; Thomas, Alexander. Data processing device and method. USP2014088812820.
  37. Vorbach, Martin; Thomas, Alexander. Data processing device and method. USP2012038145881.
  38. Vorbach, Martin; Thomas, Alexander. Data processing device and method. USP2010117844796.
  39. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank. Data processing method and device. USP2014128914590.
  40. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank. Data processing method and device. USP2012048156284.
  41. Vorbach, Martin. Data processing system. USP2005026859869.
  42. Vorbach, Martin; Münch, Robert. Data processor having disabled cores. USP2014088819505.
  43. Vorbach, Martin. Device including a field having function cells and information providing cells controlled by the function cells. USP2013048429385.
  44. Marks, Maury I.. Direction finding method and system using digital directional correlators. USP2005076914559.
  45. Vorbach Martin Andreas,DEX ; Munch Robert Markus,DEX. Dynamically reconfigurable data processing system. USP1999085943242.
  46. Marketkar, Nandu J.; Benham, John R.; Knight, Jr., Thomas F.; Amirtharajah, Rajeevan. Electromagnetic coupler circuit board having at least one angled conductive trace. USP2003086611181.
  47. Marketkar,Nandu J.; Knight, Jr.,Thomas F.; Benham,John R.; Amirtharajah,Rajeevan. Electromagnetic coupler flexible circuit with a curved coupling portion. USP2006016987428.
  48. Furtek, Frederick Curtis; Master, Paul L.. External memory controller. USP2012098266388.
  49. Furtek, Frederick Curtis; Master, Paul L.. External memory controller node. USP2014078769214.
  50. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077984247.
  51. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077979646.
  52. Barker Thomas Norman ; Collins Clive Allan ; Dapp Michael Charles ; Dieffenderfer James Warren ; Knowles Billy Jack ; Lesmeister Donald Michael ; Miles Richard Ernest ; Nier Richard Edward ; Richards. Fully distributed processing memory element. USP1999105963746.
  53. Vorbach, Martin; May, Frank. Hardware definition method including determining whether to implement a function as hardware or software. USP2012088250503.
  54. Scheuermann,Walter James. Hardware implementation of the secure hash standard. USP2009027489779.
  55. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2017059665397.
  56. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2012068200799.
  57. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2010017653710.
  58. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2014078782196.
  59. Martin Vorbach DE; Robert Munch DE. I/O and memory bus system for DFPS and units with two or multi-dimensional programmable cell architectures. USP2002016338106.
  60. Vorbach, Martin; Münch, Robert. I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures. USP2010017650448.
  61. Vorbach, Martin; Münch, Robert. I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures. USP2012068195856.
  62. Vorbach,Martin; M��nch,Robert. I/O and memory bus system for DFPS and units with two-or multi-dimensional programmable cell architectures. USP2008027337249.
  63. Vorbach Martin,DEX ; Munch Robert,DEX. I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures. USP2000096119181.
  64. Vorbach, Martin; Munch, Robert. I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures. USP2003016513077.
  65. Vorbach, Martin; Munch, Robert. I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures. USP2004046721830.
  66. Vorbach,Martin; M?nch,Robert. I/O and memory bus system for DFPs and units with two-or multi-dimensional programmable cell architectures. USP2007077243175.
  67. Ikeda, Kenji; Shimura, Hiroshi; Sato, Tomoyoshi. IC containing matrices of plural type operation units with configurable routing wiring group and plural delay operation units bridging two wiring groups. USP2009087577821.
  68. Jones Simon David,GBX. Image processing system. USP1999115995677.
  69. Martin Vorbach DE; Robert Munch DE. Internal bus system for DFPS and units with two- or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity. USP2002066405299.
  70. Vorbach,Martin; M체nch,Robert. Internal bus system for DFPS and units with two-or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity. USP2006037010667.
  71. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens. Logic cell array and bus system. USP2009097595659.
  72. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens. Logic cell array and bus system. USP2013068471593.
  73. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens. Logic cell array and bus system. USP2011118058899.
  74. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens. Logical cell array and bus system. USP2015069047440.
  75. Ryu, Soo jung; Kim, Jeong wook; Kim, Suk jin; Kim, Hong Seok; Kong, Jun jin. Loop accelerator and data processing system having the same. USP2009097590831.
  76. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2013058442096.
  77. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2010027668229.
  78. Sambhwani,Sharad; Heidari,Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2009037512173.
  79. Juan, Yujen. Method and apparatus for configurable multi-cell digital signal processing employing global parallel configuration. USP2004066754805.
  80. Baraniuk, Richard; Baron, Dror Z.; Duarte, Marco F.; Elnozahi, Mohamed; Wakin, Michael B.; Davenport, Mark A.; Laska, Jason N.; Tropp, Joel A.; Massoud, Yehia; Kirolos, Sami; Ragheb, Tamer. Method and apparatus for on-line compressed sensing. USP2014048687689.
  81. Mirsky Ethan ; French Robert ; Eslick Ian. Method and apparatus for position independent reconfiguration in a network of multiple context processing elements. USP2000086108760.
  82. Mirsky Ethan ; French Robert ; Eslick Ian. Method and apparatus for retiming in a network of multiple context processing elements. USP2000096122719.
  83. Mirsky, Ethan; French, Robert; Eslick, Ian. Method and apparatus for retiming in a network of multiple context processing elements. USP2003026526498.
  84. Mirsky,Ethan; French,Robert; Eslick,Ian. Method and apparatus for retiming in a network of multiple context processing elements. USP2007097266672.
  85. Vorbach, Martin; May, Frank; Nuckel, Armin. Method and device for processing data. USP2010027657861.
  86. Vorbach, Martin; May, Frank; Nuckel, Armin. Method and device for processing data. USP2012108281265.
  87. Master, Paul L.. Method and system for achieving individualized protected space in an operating system. USP2010027660984.
  88. Master, Paul L.. Method and system for creating and programming an adaptive computing engine. USP2011017865847.
  89. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2015059037834.
  90. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2016079396161.
  91. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2013118589660.
  92. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2010077752419.
  93. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2014078767804.
  94. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2012088249135.
  95. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107809050.
  96. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107822109.
  97. Vorbach, Martin; Munch, Robert. Method for deadlock-free configuration of dataflow processors and modules with a two- or multidimensional programmable cell structure (FPGAs, DPGAs, etc.). USP2003056571381.
  98. Vorbach, Martin. Method for debugging reconfigurable architectures. USP2013038407525.
  99. Vorbach, Martin. Method for debugging reconfigurable architectures. USP2011118069373.
  100. Vorbach, Martin; May, Frank; Nückel, Armin. Method for debugging reconfigurable architectures. USP2010117840842.
  101. Vorbach,Martin. Method for debugging reconfigurable architectures. USP2009017480825.
  102. Vorbach,Martin; May,Frank; N체ckel,Armin. Method for debugging reconfigurable architectures. USP2007097266725.
  103. Martin Vorbach DE; Robert Munch DE. Method for hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs, etc.)--. USP2002116480937.
  104. Vorbach, Martin; Nückel, Armin. Method for interleaving a program over a plurality of cells. USP2012078230411.
  105. Vorbach, Martin; Nückel, Armin; May, Frank; Weinhardt, Markus; Cardoso, Joao Manuel Paiva. Method for processing data. USP2010027657877.
  106. Vorbach Martin,DEX ; Munch Robert,DEX. Method for the automatic address generation of modules within clusters comprised of a plurality of these modules. USP2000036038650.
  107. Vorbach, Martin; May, Frank; Nückel, Armin. Method for the translation of programs for reconfigurable architectures. USP2014108869121.
  108. May,Frank; N?ckel,Armin; Vorbach,Martin. Method for translating programs for reconfigurable architectures. USP2007047210129.
  109. Vorbach, Martin; Munch, Robert. Method of hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs , etc.). USP2004026687788.
  110. Vorbach,Martin; M체nch,Robert. Method of hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs, etc.). USP2006016990555.
  111. Vorbach, Martin; Munch, Robert. Method of repairing integrated circuits. USP2004026697979.
  112. Vorbach, Martin; Munch, Robert. Method of self-synchronization of configurable elements of a programmable module. USP2003046542998.
  113. Vorbach, Martin; Munch, Robert M.. Method of self-synchronization of configurable elements of a programmable module. USP201409RE45109.
  114. Vorbach, Martin; Münch, Robert M.. Method of self-synchronization of configurable elements of a programmable module. USP201410RE45223.
  115. Vorbach, Martin; Münch, Robert M.. Method of self-synchronization of configurable elements of a programmable module. USP201307RE44383.
  116. Vorbach, Martin; Münch, Robert M.. Method of self-synchronization of configurable elements of a programmable module. USP201307RE44365.
  117. Vorbach,Martin; M체nch,Robert. Method of self-synchronization of configurable elements of a programmable module. USP2006047036036.
  118. Vorbach, Martin; M?nch, Robert. Method of self-synchronization of configurable elements of a programmable unit. USP2005116968452.
  119. Vorbach, Martin; Munch, Robert. Method of self-synchronization of configurable elements of a programmable unit. USP2003026526520.
  120. Vorbach Martin,DEX ; Munch Robert,DEX. Method of the self-synchronization of configurable elements of a programmable unit. USP2000066081903.
  121. Master,Paul L.; Hogenauer,Eugene; Wu,Bicheng William; Chuang,Dan MingLun; Freeman Benson,Bjorn. Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information. USP2009017478031.
  122. Vorbach, Martin; Baumgarte, Volker. Methods and devices for treating and processing data. USP2015079075605.
  123. Vorbach, Martin; Baumgarte, Volker. Methods and devices for treating and processing data. USP2012018099618.
  124. Vorbach, Martin; Baumgarte, Volker. Methods and devices for treating and processing data. USP2012118312301.
  125. Vorbach,Martin; Baumgarte,Volker. Methods and devices for treating and processing data. USP2008107444531.
  126. Vorbach, Martin. Methods and devices for treating and/or processing data. USP2009087581076.
  127. Vorbach, Martin; Baumgarte, Volker; May, Frank; Nuckel, Armin. Methods and systems for transferring data between a processing device and external devices. USP2016089411532.
  128. Vorbach, Martin; Baumgarte, Volker. Multiprocessor having runtime adjustable clock and clock dependent power supply. USP2017019552047.
  129. Wise, Adrian P.; Boyd, Kevin; Claydon, Anothy Peter; Robbins, William P.; Finch, Helen R.; Sotheran, Martin W.; Jones, Anthony Mark. Multistandard video decoder and decompression system for processing encoded bit streams including a standard-independent stage and methods relating thereto. USP2005056892296.
  130. Wise, Adrian P; Sotheran, Martin W; Robbins, William P; Jones, Anthony M; Finch, Helen R; Boyd, Kevin J; Claydon, Anthony Peter J. Multistandard video decoder and decompression system for processing encoded bit streams including start code detection and methods relating thereto. USP2010057711938.
  131. Barker Thomas Norman ; Collins Clive Allan ; Dapp Michael Charles ; Dieffenderfer James Warren ; Knowles Billy Jack ; Rolfe David Bruce. N-dimensional modified hypercube. USP1998085794059.
  132. Knowles Billy J. (Kingston NY) Collins Clive A. (Poughkeepsie NY) Desnoyers Christine M. (Pine Bush NY) Grice Donald G. (Kingston NY) Rolfe David B. (West Hurley NY). Parallel computer system providing multi-ported intelligent memory. USP1997015594918.
  133. Wilkinson Paul Amba ; Dieffenderfer James Warren ; Kogge Peter Michael ; Schoonover Nicholas Jerome. Parallel processing system having asynchronous SIMD processing and data parallel coding. USP1998065761523.
  134. Vorbach, Martin. Parallel task operation in processor and reconfigurable coprocessor configured based on information in link list including termination information for synchronization. USP2009087577822.
  135. Wilkinson Paul Amba ; Dieffenderfer James Warren ; Kogge Peter Michael ; Schoonover Nicholas Jerome. Partitioning of processing elements in a SIMD/MIMD array processor. USP1999035878241.
  136. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin. Pipeline configuration protocol and configuration unit communication. USP2012108301872.
  137. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin. Pipeline configuration protocol and configuration unit communication. USP2013068468329.
  138. Vorbach,Martin; Baumgarte,Volker; Ehlers,Gerd; May,Frank; N체ckel,Armin. Pipeline configuration unit protocols and communication. USP2006027003660.
  139. Vorbach Martin,DEX ; Munch Robert,DEX. Process for automatic dynamic reloading of data flow processors (DFPs) and units with two or three-dimensional programmable cell architectures (FPGAs, DPGAs and the like). USP2000076088795.
  140. Vorbach, Martin; Münch, Robert. Process for automatic dynamic reloading of data flow processors (DFPs) and units with two- or three-dimensional programmable cell architectures (FPGAs, DPGAs, and the like). USP2010107822881.
  141. Martin Vorbach DE; Robert Munch DE. Process for automatic dynamic reloading of data flow processors (dfps) and units with two-or-three-dimensional programmable cell architectures (fpgas, dpgas, and the like). USP2002116477643.
  142. Vorbach, Martin. Processor arrangement on a chip including data processing, memory, and interface elements. USP2015059037807.
  143. Vorbach, Martin; Münch, Robert. Processor chip for reconfigurable data processing, for processing numeric and logic operations and including function and interconnection control units. USP2012048156312.
  144. Vorbach, Martin; Nückel, Armin. Processor chip including a plurality of cache elements connected to a plurality of processor cores. USP2012118312200.
  145. Master, Paul L.. Profiling of software and circuit designs utilizing data operation analyses. USP2012098276135.
  146. Robinson Jeffrey I. ; Rouse Keith. Programmable digital signal processor integrated circuit device and method for designing custom circuits from same. USP2001036202197.
  147. Bolstad Gregory D. (Orange CA) Neeld Kenneth B. (Fountain Valley CA) Robie Charles J. (Fullerton CA) Staub John R. (Corona CA). Programmable systolic array system arranged in a found arrangement for passing data through programmable number of cells. USP1997055630154.
  148. Vorbach, Martin. Reconfigurable elements. USP2014048686475.
  149. Vorbach, Martin. Reconfigurable elements. USP2014048686549.
  150. Vorbach, Martin; Baumgarte, Volker. Reconfigurable general purpose processor having time restricted configurations. USP2012108281108.
  151. Vorbach,Martin; M?nch,Robert. Reconfigurable multidimensional array processor allowing runtime reconfiguration of selected individual array cells. USP2007067237087.
  152. Vorbach, Martin. Reconfigurable sequencer structure. USP2009107602214.
  153. Vorbach, Martin. Reconfigurable sequencer structure. USP2014088803552.
  154. Vorbach, Martin. Reconfigurable sequencer structure. USP2012118310274.
  155. Vorbach, Martin. Reconfigurable sequencer structure. USP2010087782087.
  156. Vorbach,Martin. Reconfigurable sequencer structure. USP2008077394284.
  157. Vorbach, Martin; Bretz, Daniel. Router. USP2012068209653.
  158. Vorbach,Martin; Bretz,Daniel. Router. USP2008107434191.
  159. Vorbach Martin,DEX ; Munch Robert,DEX. Run-time reconfiguration method for programmable units. USP2000026021490.
  160. Vorbach,Martin; M?nch,Robert. Run-time reconfiguration method for programmable units. USP2007027174443.
  161. Vorbach, Martin; Münch, Robert. Runtime configurable arithmetic and logic cell. USP2004046728871.
  162. Vorbach, Martin; Münch, Robert. Runtime configurable arithmetic and logic cell. USP2009077565525.
  163. Wilkinson Paul Amba ; Dieffenderfer James Warren ; Kogge Peter Michael ; Schoonover Nicholas Jerome. SIMD/MIMD array processor with vector processing. USP1999105966528.
  164. Barker Thomas N. (Vestal NY) Collins Clive A. (Poughkeepsie NY) Dapp Michael C. (Endwell NY) Dieffenderfer James W. (Owego NY) Lesmeister Donald M. (Vestal NY) Nier Richard E. (Apalachin NY) Retter E. SIMD/MIMD processing memory element (PME). USP1997045625836.
  165. Wilkinson Paul Amba ; Dieffenderfer James Warren ; Kogge Peter Michael ; Schoonover Nicholas Jerome. SIMD/MIMD processing synchronization. USP2000076094715.
  166. Wilkinson Paul Amba ; Dieffenderfer James Warren ; Kogge Peter Michael. SIMIMD array processing system. USP1998095805915.
  167. Branco Richard G. (Westmont NJ) Monastra Edward J. (Voorhees NJ) Ovadia David J. (New York NY). Serial-parallel digital signal processor. USP1997055630161.
  168. Wilkinson Paul Amba ; Dieffenderfer James Warren ; Kogge Peter Michael ; Schoonover Nicholas Jerome. Slide bus communication functions for SIMD/MIMD array processor. USP1998015713037.
  169. Wilkinson Paul Amba ; Barker Thomas Norman ; Dieffenderfer James Warren ; Kogge Peter Michael. Slide network for an array processor. USP1998065765015.
  170. Master,Paul L.; Watson,John. Storage and delivery of device features. USP2009027493375.
  171. Eslick, Ian S.; Williams, Mark; French, Robert S.. System and method for executing hybridized code on a dynamically configurable hardware environment. USP2004016675289.
  172. Eslick,Ian S.; Williams,Mark; French,Robert S.. System and method for executing hybridized code on a dynamically configurable hardware environment. USP2006047032103.
  173. Songer,Christopher; Eslick,Ian S.; French,Robert S.. System and method for preparing software for execution in a dynamically configurable hardware environment. USP2007077249351.
  174. Master, Paul L.; Watson, John. System for adapting device standards after manufacture. USP2009107602740.
  175. Master, Paul L.; Watson, John. System for authorizing functionality in adaptable hardware devices. USP201109E042743.
  176. Lu, Haw-minn; Huang, Alan. Systems and methods for overlaid switching networks. USP2013038391282.
  177. Means Robert W. (Rancho Santa Fe CA) Sklar Horace J. (Escondido CA). Systolic array image processing system and method. USP1995115471627.
  178. Katragadda, Ramana; Spoltore, Paul; Howard, Ric. Task definition for specifying resource requirements. USP2012018108656.
  179. Martin Vorbach DE; Robert Munch DE. UNIT FOR PROCESSING NUMERIC AND LOGIC OPERATIONS FOR USE IN CENTRAL PROCESSING UNITS (CPUS), MULTIPROCESSOR SYSTEMS, DATA-FLOW PROCESSORS (DSPS), SYSTOLIC PROCESSORS AND FIELD PROGRAMMABLE GATE ARRAY. USP2002076425068.