$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method and apparatus for cooling an integrated circuit chip during testing 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G01R-001/00
  • G01R-001/02
출원번호 US-0307259 (1989-02-06)
발명자 / 주소
  • Collins David R. (Eau Claire WI) Franz Perry D. (Elk Mound WI) Taylor Pamela W. (Eau Claire WI)
출원인 / 주소
  • Cray Research, Inc. (Chippewa Falls WI 02)
인용정보 피인용 횟수 : 55  인용 특허 : 6

초록

A method and apparatus for testing integrated circuit devices includes a cooling chuck which is extensible within a bore in a cooling chuck body to a position in thermal contact with the integrated circuit device. The temperature of the cooling chuck is regulated by a fluid cooling system, which can

대표청구항

An apparatus for dissipating thermal energy produced by a board mounted electronic device during testing, comprising: a chuck holder body having a bore, and inlet port and an outlet port defined therein, said inlet and outlet ports being in communication with said bore; cooling chuck means for condu

이 특허에 인용된 특허 (6)

  1. Buol Douglas A. (Dallas TX) Mize Dean N. (Garland TX) Pattschull John W. (Garland TX) Wallace Robert M. (Dallas TX), Apparatus for testing integrated circuits.
  2. Horiuchi Akinori (Tokyo JPX) Binnaka Toshio (Kawasaki JPX) Maruyama Shigeyuki (Yokohama JPX), Device for testing semiconductor devices at a high temperature.
  3. Margozzi Paul D. (San Jose CA), Environmental box for automated wafer probing.
  4. Akiyama Nobuyuki (Yokohama JPX) Kembo Yukio (Yokohama JPX) Nakagawa Yasuo (Yokohama JPX) Aiuchi Susumu (Yokohama JPX) Nomoto Mineo (Yokohama JPX), Light exposure device and method.
  5. Meeker Robert G. (Wappingers Falls NY) Scanlon William J. (Hopewell Junction NY) Segal Zvi (Wappingers Falls NY), Test fixture for use in a high speed electronic semiconductor chip test system.
  6. Feldman Martin (Berkeley Heights NJ), Wafer chuck comprising a curved reference surface.

이 특허를 인용한 특허 (55)

  1. Hamilton,Harold E.; Tremmel,Tom A., Burn-in oven heat exchanger having improved thermal conduction.
  2. Aoki, Russell S.; Crocker, Michael T.; Carter, Daniel P., Chamber sealing valve.
  3. Aoki,Russell S.; Crocker,Michael T.; Carter,Daniel P., Chamber sealing valve.
  4. Dunklee, John, Chuck for holding a device under test.
  5. Dunklee, John, Chuck for holding a device under test.
  6. Dunklee, John, Chuck for holding a device under test.
  7. Dunklee,John, Chuck for holding a device under test.
  8. Dunklee,John, Chuck for holding a device under test.
  9. Dunklee,John, Chuck for holding a device under test.
  10. Stewart, Craig; Lord, Anthony; Spencer, Jeff; Burcham, Terry; McCann, Peter; Jones, Rod; Dunklee, John; Lesher, Tim; Newton, David, Chuck for holding a device under test.
  11. Stewart,Craig; Lord,Anthony; Spencer,Jeff; Burcham,Terry; McCann,Peter; Jones,Rod; Dunklee,John; Lesher,Tim; Newton,David, Chuck for holding a device under test.
  12. Andrews, Peter; Froemke, Brad; Dunklee, John, Chuck with integrated wafer support.
  13. Andrews,Peter; Froemke,Brad; Dunklee,John, Chuck with integrated wafer support.
  14. Andrews,Peter; Froemke,Brad; Dunklee,John, Chuck with integrated wafer support.
  15. Seong, Eun Hyoung; An, Tae Sung; Park, Chan Ho, Cooling system for a module IC handler.
  16. Thomas A. Kvanvig ; Martin M. Maxwell ; Tom Birk ; Dave Clay, Direct to chuck coolant delivery for integrated circuit testing.
  17. Dunklee, John; Norgden, Greg; Cowan, C. Eugene, Guarded tub enclosure.
  18. Dunklee,John; Norgden,Greg; Cowan,C. Eugene, Guarded tub enclosure.
  19. Andrews, Peter; Hess, David; New, Robert, Interface for testing semiconductors.
  20. McFadden,Bruce, Localizing a temperature of a device for testing.
  21. Pfahnl Andreas C. ; Lienhard ; V John H. ; Watson Daniel J., Method and apparatus for temperature control of a semiconductor electrical-test contractor assembly.
  22. Pfahnl, Andreas C.; Dunn, Jr., John J., Methods and apparatus for testing a semiconductor structure using improved temperature desoak techniques.
  23. Harris,Daniel L.; McCann,Peter R., Optical testing device.
  24. Mori, Shigeoki; Karasawa, Wataru, Probe apparatus for probing an object held above the probe card.
  25. Nordgren, Greg; Dunklee, John, Probe station.
  26. Nordgren, Greg; Dunklee, John, Probe station.
  27. Peters, Ron A.; Hayden, Leonard A.; Hawkins, Jeffrey A.; Dougherty, R. Mark, Probe station having multiple enclosures.
  28. Peters,Ron A.; Hayden,Leonard A.; Hawkins,Jeffrey A.; Dougherty,R. Mark, Probe station having multiple enclosures.
  29. Peters,Ron A.; Hayden,Leonard A.; Hawkins,Jeffrey A.; Dougherty,R. Mark, Probe station having multiple enclosures.
  30. Cowan, Clarence E.; Tervo, Paul A.; Dunklee, John L., Probe station thermal chuck with shielding for capacitive current.
  31. Cowan,Clarence E.; Tervo,Paul A.; Dunklee,John L., Probe station thermal chuck with shielding for capacitive current.
  32. Cowan,Clarence E.; Tervo,Paul A.; Dunklee,John L., Probe station thermal chuck with shielding for capacitive current.
  33. Dunklee,John; Cowan,Clarence E., Probe station with low inductance path.
  34. Dunklee,John; Cowan,Clarence E., Probe station with low inductance path.
  35. Lesher, Timothy; Miller, Brad; Cowan, Clarence E.; Simmons, Michael; Gray, Frank; McDonald, Cynthia L., Probe station with low noise characteristics.
  36. Lesher,Timothy; Miller,Brad; Cowan,Clarence E.; Simmons,Michael; Gray,Frank; McDonald,Cynthia L., Probe station with low noise characteristics.
  37. Lesher,Timothy; Miller,Brad; Cowan,Clarence E.; Simmons,Michael; Gray,Frank; McDonald,Cynthia L., Probe station with low noise characteristics.
  38. Navratil,Peter; Froemke,Brad; Stewart,Craig; Lord,Anthony; Spencer,Jeff; Runbaugh,Scott; Fisher,Gavin; McCann,Pete; Jones,Rod, Probe station with two platens.
  39. Lesher, Timothy E., Probe testing structure.
  40. Lesher,Timothy E., Probe testing structure.
  41. Pfahnl, Andreas C.; Moore, John D., Semiconductor handler for rapid testing.
  42. Dunklee,John, Switched suspended conductor and connection.
  43. Dunklee,John, Switched suspended conductor and connection.
  44. Strid,Eric W.; Schappacher,Jerry B.; Carlton,Dale E.; Gleason,K. Reed, System for evaluating probing networks.
  45. Strid,Eric W.; Schappacher,Jerry B.; Carlton,Dale E.; Gleason,K. Reed, System for evaluating probing networks.
  46. Andrews, Peter; Hess, David, System for testing semiconductors.
  47. Hamilton Harold E. ; Tremmel Tom A., Temperature controlled high power burn-in board heat sinks.
  48. Negishi, Kazuki; Hansen, Mark, Test apparatus for measuring a characteristic of a device under test.
  49. Rumbaugh,Scott, Thermal optical chuck.
  50. Rumbaugh,Scott, Thermal optical chuck.
  51. Schwindt, Randy J.; Harwood, Warren K.; Tervo, Paul A.; Smith, Kenneth R.; Warner, Richard H., Wafer probe station having a skirting component.
  52. Schwindt,Randy J.; Harwood,Warren K.; Tervo,Paul A.; Smith,Kenneth R.; Warner,Richard H., Wafer probe station having a skirting component.
  53. Schwindt,Randy J.; Harwood,Warren K.; Tervo,Paul A.; Smith,Kenneth R.; Warner,Richard H., Wafer probe station having a skirting component.
  54. Harwood, Warren K.; Tervo, Paul A.; Koxxy, Martin J., Wafer probe station having environment control enclosure.
  55. Harwood,Warren K.; Tervo,Paul A.; Koxxy,Martin J., Wafer probe station having environment control enclosure.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로