$\require{mediawiki-texvc}$
  • 검색어에 아래의 연산자를 사용하시면 더 정확한 검색결과를 얻을 수 있습니다.
  • 검색연산자
검색도움말
검색연산자 기능 검색시 예
() 우선순위가 가장 높은 연산자 예1) (나노 (기계 | machine))
공백 두 개의 검색어(식)을 모두 포함하고 있는 문서 검색 예1) (나노 기계)
예2) 나노 장영실
| 두 개의 검색어(식) 중 하나 이상 포함하고 있는 문서 검색 예1) (줄기세포 | 면역)
예2) 줄기세포 | 장영실
! NOT 이후에 있는 검색어가 포함된 문서는 제외 예1) (황금 !백금)
예2) !image
* 검색어의 *란에 0개 이상의 임의의 문자가 포함된 문서 검색 예) semi*
"" 따옴표 내의 구문과 완전히 일치하는 문서만 검색 예) "Transform and Quantization"

통합검색

도움말도움말
상세검색 다국어 입력

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

특허 상세정보

MyON담기
내보내기 페이스북 공유 카카오톡 공유

Bridge balancing circuit

특허상세정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판) H03H-001/00    H03M-001/72   
미국특허분류(USC) 323/367 ; 324/607 ; 324/706 ; 341/146
출원번호 US-0481893 (1990-02-20)
발명자 / 주소
  • Hisanaga Tetsuo (Kanagawa JPX) Hatanaka Hiroshi (Kanagawa JPX)
출원인 / 주소
  • Yamatake-Honeywell Co., Ltd. (Tokyo JPX 03)
인용정보 피인용 횟수 : 35  인용 특허 : 5
초록
▼

A bridge balancing circuit includes a bridge having a resistance change type sensor, a differential amplifier for extracting a voltage difference across two central nodes of the bridge, a comparator connected to the output terminal of the differential amplifier, a D/A converter an output terminal of which is connected to one of the two central nodes, and a controller for controlling the D/A converter. The differential amplifier and the comparator automatically detect a balanced point of the bridge, and the controller maintains a balanced state of the bri...

대표
청구항
▼

A bridge balancing circuit comprising: a bridge having a resistance change type sensor; a differential amplifier for extracting a voltage difference across two central nodes of said bridge; a comparator connected to an output terminal of said differential amplifier; a D/A converter an output terminal of which is connected to one of said two central nodes; and a controller for controlling said D/A converter, wherein said differential amplifier and said comparator automatically detect a balanced point of said bridge, and said controller maintains a balance...

이 특허에 인용된 특허 (5)

  1. Ormond A. Newman (12020 E. Rivera Rd. Santa Fe Springs CA 90670), Analog to digital converter without zero drift.
  2. Gustafsson Jan Kenneth (Karlskoga SW), Analog-digital converter for a resistance bridge.
  3. Tamura, Paul S.; Strehlow, Robert J., Current controller for resistive heating element.
  4. Livsey Robert A. (Richmond Hts. OH), Digital servo indicator.
  5. Piesche Helfried (Owingen DT), Thermal conductivity detector circuit.

이 특허를 인용한 특허 (35)

  1. Kobayashi Kouji,JPX ; Sato Shinji,JPX ; Kojima Takeo,JPX ; Tanaka Nobuyuki,JPX ; Shimura Michio,JPX, Apparatus for detecting residual quantity of toners.
  2. Gonzalez Martin,Anuncia; Kim,Jinseong; Jabs,Harry; Solar,Armando; Rutherford, Jr.,Larris Andrew; Westerheim,Daniel, Chemical sensors utilizing conducting polymer compositions.
  3. Horowitz, Mark A.; Hampel, Craig E.; Moncayo, Alfredo; Donnelly, Kevin S.; Zerbe, Jared L., Chip having port to receive value that represents adjustment to output driver parameter.
  4. Horowitz, Mark A.; Hampel, Craig E.; Moncayo, Alfredo; Donnelly, Kevin S.; Zerbe, Jared L., Chip having port to receive value that represents adjustment to transmission parameter.
  5. Horowitz, Mark A.; Hampel, Craig E.; Moncayo, Alfredo; Donnelly, Kevin S.; Zerbe, Jared L., Chip having register to store value that represents adjustment to output drive strength.
  6. Horowitz, Mark A.; Barth, Richard M.; Hampel, Craig E.; Moncayo, Alfredo; Donnelly, Kevin S.; Zerbe, Jared L., Chip having register to store value that represents adjustment to reference voltage.
  7. Horowitz, Mark A.; Hampel, Craig E.; Moncayo, Alfredo; Donnelly, Kevin S.; Zerbe, Jared L., Chip having register to store value that represents adjustment to reference voltage.
  8. Horowitz, Mark A.; Hampel, Craig E.; Moncayo, Alfredo; Donnelly, Kevin S.; Zerbe, Jared L., Chip having register to store value that represents adjustment to reference voltage.
  9. Horowitz, Mark A.; Hampel, Craig E.; Moncayo, Alfredo; Donnelly, Kevin S.; Zerbe, Jared L., Chip storing a value that represents adjustment to output drive strength.
  10. Peter M. Willis, Control circuit for thermal conductivity cell.
  11. Garrett ; Jr. Billy Wayne ; Dillon John B. ; Ching Michael Tak-Kei ; Stonecypher William F. ; Chan Andy Peng-Pui ; Griffin Matthew M., Current control technique.
  12. Horowitz, Mark A.; Hampel, Craig E.; Moncayo, Alfredo; Donnelly, Kevin S.; Zerbe, Jared L., Flash controller to provide a value that represents a parameter to a flash memory.
  13. Horowitz, Mark A.; Hampel, Craig E.; Moncayo, Alfredo; Donnelly, Kevin S.; Zerbe, Jared L., Flash controller to provide a value that represents a parameter to a flash memory.
  14. Horowitz, Mark A.; Barth, Richard M.; Hampel, Craig E.; Moncayo, Alfredo; Donnelly, Kevin S.; Zerbe, Jared L., Integrated circuit device and signaling method with phase control based on information in external memory device.
  15. Horowitz, Mark A.; Barth, Richard M.; Hampel, Craig E.; Moncayo, Alfredo; Donnelly, Kevin S.; Zerbe, Jared L., Integrated circuit device and signaling method with topographic dependent equalization coefficient.
  16. Horowitz,Mark A.; Barth,Richard M.; Hampel,Craig E.; Moncayo,Alfredo; Donnelly,Kevin S.; Zerbe,Jared L., Integrated circuit device that stores a value representative of a drive strength setting.
  17. Horowitz, Mark A.; Barth, Richard M.; Hampel, Craig E.; Moncayo, Alfredo; Donnelly, Kevin S.; Zerbe, Jared L., Integrated circuit memory device and signaling method for adjusting drive strength based on topography of integrated circuit devices.
  18. Horowitz, Mark A.; Barth, Richard M.; Hampel, Craig E.; Moncayo, Alfredo; Donnelly, Kevin S.; Zerbe, Jared L., Memory controller and method utilizing equalization co-efficient setting.
  19. Garrett, Jr.,Billy Wayne; Dillon, legal representative,Nancy David; Ching,Michael Tak Kei; Stonecypher,William F.; Chan,Andy Peng Pui; Griffin,Matthew M.; Dillon, deceased,John B., Memory device having an adjustable voltage swing setting.
  20. Horowitz,Mark A.; Barth,Richard M.; Hampel,Craig E.; Moncayo,Alfredo; Donnelly,Kevin S.; Zerbe,Jared L., Memory device having programmable drive strength setting.
  21. Garrett, Jr., Billy Wayne; Dillon, John B.; Ching, Michael Tak-Kei; Stonecypher, William F.; Chan, Andy Peng-Pui; Griffin, Matthew M., Memory system including a memory device having a controlled output driver characteristic.
  22. Garrett, Jr., Billy Wayne; Dillon, Nancy David; Ching, Michael Tak-Kei; Stonecypher, William F.; Chan, Andy Peng-Pui; Griffin, Matthew M., Memory system including a memory device having a controlled output driver characteristic.
  23. Rastegar Ali J., Method and apparatus for sensor signal conditioning using low-cost, high-accuracy analog circuitry.
  24. Aronson, Lewis B.; Hosking, Lucy G., Method of monitoring an optoelectronic transceiver with multiple flag values for a respective operating condition.
  25. Aronson, Lewis B.; Hosking, Lucy G., Method of monitoring an optoelectronic transceiver with multiple flag values for a respective operating condition.
  26. Aronson, Lewis B.; Hosking, Lucy G., Method of monitoring an optoelectronic transceiver with multiple flag values for a respective operating condition.
  27. Aronson, Lewis B.; Hosking, Lucy G., Optoelectronic transceiver with multiple flag values for a respective operating condition.
  28. Lee,Kueck Hock; Chan,Andy Peng Pui, Output calibrator with dynamic precision.
  29. Lee,Kueck Hock; Chan,Andy Peng Pui, Output calibrator with dynamic precision.
  30. Garrett, Jr., Billy Wayne; Dillon, John B.; Dillon, Nancy David; Ching, Michael Tak-Kei; Stonecypher, William F.; Chan, Andy Peng-Pui; Griffin, Matthew M., Semiconductor controller device having a controlled output driver characteristic.
  31. Billy Wayne Garrett, Jr. ; John B. Dillon ; by Nancy David Dillon ; Michael Tak-Kei Ching ; William F. Stonecypher ; Andy Peng-Pui Chan ; Matthew M. Griffin, Semiconductor memory device having a controlled output driver characteristic.
  32. Stark, Donald C., Single-clock, strobeless signaling system.
  33. Stark, Donald C., Single-clock, strobeless signaling system.
  34. Stark,Donald C., Single-clock, strobeless signaling system.
  35. Horowitz, Mark A.; Barth, Richard M.; Hampel, Craig E.; Moncayo, Alfredo; Donnelly, Kevin S.; Zerbe, Jared L., System and dynamic random access memory device having a receiver.

IPC 상위 출원인