$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

CMOS integrated circuit with EEPROM and method of manufacture

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-027/01
출원번호 US-0484829 (1990-02-26)
발명자 / 주소
  • Schlais John R. (Kokomo IN) Rusch Randy A. (Kokomo IN) Simacek Thomas H. (Kokomo IN)
출원인 / 주소
  • Delco Electronic Corporation (Kokomo IN 02)
인용정보 피인용 횟수 : 49  인용 특허 : 3

초록

The present invention relates to an integrated circuit which includes complementary MOS transistors (e.g., a CMOS circuit), an EEPROM, and to a method of making the integrated circuit. The EEPROM is incorporated in the circuit in such a manner that it does not adversely affect the high performance,

대표청구항

An integrated circuit comprising: a substrate of a semiconductor material having a surface; an MOS transistor in said substrate at said surface and having a gate electrode with a feature size of no greater than about two microns and having a maximum voltage capability; and an EEPROM in said substrat

이 특허에 인용된 특허 (3)

  1. Keshtbod Parviz (Los Altos CA), Electrically erasable PROM cell.
  2. Wu Albert T. (Berkeley CA) Ko Ping K. (Hercules CA) Chan Tung-Yi (Berkeley CA) Hu Chenming (Hercules CA), Electrically programmable memory device employing source side injection.
  3. Perlegos Gust (Freemont CA) Wu Tsung-Ching (San Jose CA), MOS floating gate memory cell and process for fabricating same.

이 특허를 인용한 특허 (49)

  1. Hoffberg, Steven M.; Hoffberg-Borghesani, Linda I., Adaptive pattern recognition based controller apparatus and method and human-interface therefore.
  2. Hoffberg, Steven M.; Hoffberg-Borghesani, Linda I., Alarm system controller and a method for controlling an alarm system.
  3. Gonzalez, Fernando; Sandhu, Gurtej S.; Violette, Mike P., Conductors in semiconductor devices.
  4. Werner Juengling ; Kirk Prall ; Gordon Haller ; David Keller ; Tyler Lowrey, Contact plug.
  5. Brunts Randall T. ; Welk Douglas Lynn, Data product authorization control for GPS navigation system.
  6. Schlais John Robert ; Rusch Randy Alan, EPROM in double poly high density CMOS.
  7. Schlais John Robert ; Rusch Randy Alan, EPROM in high density CMOS having added substrate diffusion.
  8. Huang, Ru; Ai, Yujie; Hao, Zhihua; Pu, Shuangshuang; Fan, Jiewen; Sun, Shuai; Wang, Runsheng; Xu, Xiaoyan, Field effect transistor with a vertical channel and fabrication method thereof.
  9. Liu, Chung Shi, Flexible via design to improve reliability.
  10. Lotfi,Ashraf W.; Tan,Jian, Integrated circuit employable with a power converter.
  11. Lotfi,Ashraf W.; Tan,Jian, Integrated circuit incorporating higher voltage devices and low voltage devices therein.
  12. Lotfi,Ashraf W.; Tan,Jian, Integrated circuit incorporating higher voltage devices and low voltage devices therein.
  13. Lotfi, Ashraf W.; Lopata, Douglas D.; Troutman, William W.; Nigam, Tanya, Integrated circuit with a laterally diffused metal oxide semiconductor device and method of forming the same.
  14. Lotfi, Ashraf W.; Troutman, William W.; Lopata, Douglas Dean; Nigam, Tanya, Integrated circuit with a laterally diffused metal oxide semiconductor device and method of forming the same.
  15. Lotfi, Ashraf W.; Troutman, William W.; Lopata, Douglas Dean; Nigam, Tanya, Integrated circuit with a laterally diffused metal oxide semiconductor device and method of forming the same.
  16. Lotfi, Ashraf W.; Troutman, William W.; Lopata, Douglas Dean; Nigam, Tanya, Integrated circuit with a laterally diffused metal oxide semiconductor device and method of forming the same.
  17. Lotfi, Ashraf W.; Troutman, William W.; Lopata, Douglas Dean; Nigam, Tanya, Integrated circuit with a laterally diffused metal oxide semiconductor device and method of forming the same.
  18. Lotfi, Ashraf W.; Troutman, William W.; Lopata, Douglas Dean; Nigam, Tanya, Integrated circuit with a laterally diffused metal oxide semiconductor device and method of forming the same.
  19. Lotfi, Ashraf W.; Troutman, William W.; Lopata, Douglas Dean; Nigam, Tanya, Integrated circuit with a laterally diffused metal oxide semiconductor device and method of forming the same.
  20. Lotfi, Ashraf W.; Troutman, William W.; Lopata, Douglas Dean; Nigam, Tanya, Integrated circuit with a laterally diffused metal oxide semiconductor device and method of forming the same.
  21. Lopata, Douglas Dean; Demski, Jeffrey; Norton, Jay; Rojas-Gonzalez, Miguel, Integrated current replicator and method of operating the same.
  22. Hoffberg, Steven M.; Hoffberg-Borghesani, Linda I., Internet appliance system and method.
  23. Lotfi, Ashraf W.; Tan, Jian, Laterally diffused metal oxide semiconductor device and method of forming the same.
  24. Lotfi, Ashraf W.; Tan, Jian, Laterally diffused metal oxide semiconductor device and method of forming the same.
  25. Lotfi, Ashraf W.; Tian, Jian, Laterally diffused metal oxide semiconductor device and method of forming the same.
  26. Lotfi,Ashraf W.; Tan,Jian, Laterally diffused metal oxide semiconductor device and method of forming the same.
  27. Lotfi,Ashraf W.; Tan,Jian, Laterally diffused metal oxide semiconductor device and method of forming the same.
  28. Ramaswamy Ashok B. (Carmel IN) Brunts Randall T. (Carmel IN), Mapless GPS navigation system in vehicle entertainment system.
  29. Brunts Randall T. ; Welk Douglas Lynn, Mapless GPS navigation system with user modifiable data base.
  30. Reed Robert Harrison ; Koglin Dennis Michael ; Kearney Mark Billings, Memory cell having programmed margin verification.
  31. Cacharelis Philip John, Memory transistor having underlapped floating gate.
  32. Cacharelis Philip J. (Menlo Park CA), Method of fabricating integrated circuit chip containing EEPROM and capacitor.
  33. Lotfi,Ashraf W.; Tan,Jian, Method of forming an integrated circuit employable with a power converter.
  34. Lotfi,Ashraf W.; Tan,Jian, Method of forming an integrated circuit employable with a power converter.
  35. Lotfi,Ashraf W.; Tan,Jian, Method of forming an integrated circuit incorporating higher voltage devices and low voltage devices therein.
  36. Lotfi,Ashraf W.; Tan,Jian, Method of forming an integrated circuit incorporating higher voltage devices and low voltage devices therein.
  37. Juengling Werner ; Prall Kirk ; Haller Gordon ; Keller David ; Lowrey Tyler, Method of forming contact plugs.
  38. Schlais John Robert ; Rusch Randy Alan, Method of making EPROM in high density CMOS having metallization capacitor.
  39. Lim, Teik Wah; Lotfi, Ashraf W.; Wong, Choong Kit; Weld, John, Packaged integrated circuit including a switch-mode regulator and method of forming the same.
  40. Shafqat Ahmed ; Hemanshu D. Bhatt ; Charles E. May ; Robindranath Banerjee, Programmable read only memory in CMOS process flow.
  41. Juengling Werner ; Prall Kirk ; Haller Gordon ; Keller David ; Lowrey Tyler, Self-aligned contact plugs.
  42. Morikawa Yoshinao,JPX ; Gotou Toshihisa,JPX ; Tanimoto Junichi,JPX, Semiconductor device and fabrication process therefor.
  43. Aoyama, Masaaki, Semiconductor device having a gate insulation film resistant to dielectric breakdown.
  44. Lotfi, Ashraf W.; Demski, Jeffrey; Feygenson, Anatoly; Lopata, Douglas Dean; Norton, Jay; Weld, John D., Semiconductor device including a redistribution layer and metallic pillars coupled thereto.
  45. Lopata, Douglas Dean; Demski, Jeffrey; Norton, Jay; Rojas-Gonzales, Miguel, Semiconductor device including a resistor metallic layer and method of forming the same.
  46. Lopata, Douglas Dean; Demski, Jeffrey; Norton, Jay; Rojas-Gonzales, Miguel, Semiconductor device including a resistor metallic layer and method of forming the same.
  47. Lopata, Douglas Dean; Demski, Jeffrey; Norton, Jay; Rojas-Gonzales, Miguel, Semiconductor device including a resistor metallic layer and method of forming the same.
  48. Lotfi, Ashraf W.; Demski, Jeffrey; Feygenson, Anatoly; Lopata, Douglas Dean; Norton, Jay; Weld, John D., Semiconductor device including alternating source and drain regions, and respective source and drain metallic strips.
  49. Lotfi, Ashraf W.; Demski, Jeffrey; Feygenson, Anatoly; Lopata, Douglas Dean; Norton, Jay; Weld, John D., Semiconductor device including gate drivers around a periphery thereof.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트