$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

System for locating probe tips on an integrated circuit probe card and method therefor 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G01R-001/00
  • G01R-001/067
출원번호 US-0524139 (1990-05-14)
발명자 / 주소
  • Sigler Michael R. (Colorado Springs CO)
출원인 / 주소
  • Triple S Engineering, Inc. (Colorado Springs CO 02)
인용정보 피인용 횟수 : 86  인용 특허 : 0

초록

A system for determining probe tip alignment for a probe card having a plurality of probes downwardly extending in a defined region of the probe card. Each probe has a tip assigned to a precise X, Y position in a plane spaced from the probe card. The assigned X, Y position is dictated by the topolog

대표청구항

A system for determining probe tip alignment for a probe card (10) having a plurality of probes (60) downwardly extending in a defined region (50) of said probe card, each probe having its tip (70) assigned to an X, Y position (140) in a plane (130) spaced from said probe card, each probe having the

이 특허를 인용한 특허 (86)

  1. Weeks Anthony R. (Gilbert AZ) Beasley Todd R. (Tempe AZ) Gordy Craig D. (Scottsdale AZ), Apparatus for holding a piece of semiconductor.
  2. Tunaboylu, Bahadir; Frick, Guy B.; Malantonio, Edward L.; Clauberg, Horst; McGlory, John, Automated probe card planarization and alignment methods and tools.
  3. Eldridge,Benjamin N.; Brandemuehl,Mark W.; Graef,Stefan; Parent,Yves, Automated system for designing and testing a probe card.
  4. Pavoni Giovanni,ITX ; Bagioni Graziano,ITX ; Antonello Gianpaolo,ITX, Automatic adjustment method for elimination of the centering error during the electrical test on printed circuit boards.
  5. Bialobrodski Marian R. ; Lupan Marius R., Automatic probe card planarization system.
  6. Dunklee, John, Chuck for holding a device under test.
  7. Dunklee, John, Chuck for holding a device under test.
  8. Dunklee, John, Chuck for holding a device under test.
  9. Dunklee,John, Chuck for holding a device under test.
  10. Dunklee,John, Chuck for holding a device under test.
  11. Dunklee,John, Chuck for holding a device under test.
  12. Stewart, Craig; Lord, Anthony; Spencer, Jeff; Burcham, Terry; McCann, Peter; Jones, Rod; Dunklee, John; Lesher, Tim; Newton, David, Chuck for holding a device under test.
  13. Stewart,Craig; Lord,Anthony; Spencer,Jeff; Burcham,Terry; McCann,Peter; Jones,Rod; Dunklee,John; Lesher,Tim; Newton,David, Chuck for holding a device under test.
  14. Andrews, Peter; Froemke, Brad; Dunklee, John, Chuck with integrated wafer support.
  15. Andrews,Peter; Froemke,Brad; Dunklee,John, Chuck with integrated wafer support.
  16. Andrews,Peter; Froemke,Brad; Dunklee,John, Chuck with integrated wafer support.
  17. Grube,Gary W.; Khandros,Igor Y.; Eldridge,Benjamin N.; Mathieu,Gaetan L.; Lotfizadeh,Poya; Tseng,Chih Chiang, Composite wiring structure having a wiring block and an insulating layer with electrical connections to probes.
  18. Codilian,Raffi, Disk drive printed circuit board with component-dedicated alignment line indicators including inner and outer line segments.
  19. Dunklee, John; Norgden, Greg; Cowan, C. Eugene, Guarded tub enclosure.
  20. Dunklee,John; Norgden,Greg; Cowan,C. Eugene, Guarded tub enclosure.
  21. Feng, Xiao-fan; Daly, Scott J.; Lei, Shawmin; Thomas, Renjit Tom, Image compression using a color visual model.
  22. Tanaka Hideaki,JPX ; Abe Yuichi,JPX, Inspection apparatus with real time display.
  23. Strid, Eric W.; Schappacher, Jerry B.; Carlton, Dale E.; Gleason, K. Reed, Interconnect assembly for use in evaluating probing networks.
  24. Andrews, Peter; Hess, David; New, Robert, Interface for testing semiconductors.
  25. McFadden,Bruce, Localizing a temperature of a device for testing.
  26. Matthew A Stoodley GB, Locating arm for a probe on a coordinate positioning machine.
  27. Marcuse, Arno G.; Most, Robert A.; North, Edward S., Method and apparatus for cleaning electronic test contacts.
  28. Eldridge, Benjamin N.; Brandemuehl, Mark W.; Graef, Stefan; Parent, Yves, Method and system for designing a probe card.
  29. Eldridge, Benjamin N.; Brandemuehl, Mark W.; Graef, Stefan; Parent, Yves, Method and system for designing a probe card.
  30. Tan,Beng Ghee, Method for detecting and monitoring wafer probing process instability.
  31. Strom, John T., Method of applying the analysis of scrub mark morphology and location to the evaluation and correction of semiconductor testing, analysis and manufacture.
  32. Strom, John T., Method of applying the analysis of scrub mark morphology and location to the evaluation and correction of semiconductor testing, analysis, and manufacture.
  33. Strid Eric W. (Portland OR) Schappacher Jerry B. (Portland OR) Carlton Dale E. (Portland OR) Gleason K. Reed (Portland OR), Method of evaluating signal conditions in a probe measurement network having a plurality of separate measurement channel.
  34. Grube,Gary W.; Khandros,Igor Y.; Eldridge,Benjamin N.; Mathieu,Gaetan L.; Lotfizadeh,Poya; Tseng,Jim Chih Chiang, Method of manufacturing a probe card.
  35. Khoury Theodore Andrew ; Goode Raun L. ; Bustos Larry J., Method of testing a semiconductor device by automatically measuring probe tip parameters.
  36. Hershel, Ron; Campbell, Rich; Killeen, Timothy S.; Snow, Donald B., Methods and apparatus for determining the relative positions of probe tips on a printed circuit board probe card.
  37. Linde, Reed; Glotter, Dan; Chufarovsky, Alexander; Gurov, Leonid, Misalignment indication decision system and method.
  38. Harris,Daniel L.; McCann,Peter R., Optical testing device.
  39. Hirano Ryoichi,JPX ; Yoshitake Shusuke,JPX ; Matsuki Kazuto,JPX ; Tojo Toru,JPX, Pattern forming apparatus.
  40. Martin, Michael H.; Crump, Brett, Planarity diagnostic system, E.G., for microelectronic component test systems.
  41. Martin,Michael H.; Crump,Brett, Planarity diagnostic system, E.G., for microelectronic component test systems.
  42. Martin,Michael H.; Crump,Brett, Planarity diagnostic system, e.g., for microelectronic component test systems.
  43. Martin,Michael H.; Crump,Brett, Planarity diagnostic system, e.g., for microelectronic component test systems.
  44. Monteen, Bjorn; Ponder, Gustaaf, Pre-aligner search.
  45. Monteen, Bjorn; Ponder, Gustaaf, Pre-aligner search.
  46. Nakajima Hisashi,JPX ; Yoshioka Haruhiko,JPX, Probe apparatus with tilt correction mechanisms.
  47. Quarre Steven C. ; Stewart John P., Probe card array check plate with transition zones.
  48. Kim, Kun Up; Kim, Chang Sik; Son, Tae Sik; Lee, Doo Seon, Probe pad, substrate having a semiconductor device, method of testing a semiconductor device and tester for testing a semiconductor device.
  49. Kim, Kun Up; Kim, Chang Sik; Lee, Doo Seon; Lim, Jong Hyoung, Probe sensing pads and methods of detecting positions of probe needles relative to probe sensing pads.
  50. Nordgren, Greg; Dunklee, John, Probe station.
  51. Nordgren, Greg; Dunklee, John, Probe station.
  52. Peters, Ron A.; Hayden, Leonard A.; Hawkins, Jeffrey A.; Dougherty, R. Mark, Probe station having multiple enclosures.
  53. Peters,Ron A.; Hayden,Leonard A.; Hawkins,Jeffrey A.; Dougherty,R. Mark, Probe station having multiple enclosures.
  54. Peters,Ron A.; Hayden,Leonard A.; Hawkins,Jeffrey A.; Dougherty,R. Mark, Probe station having multiple enclosures.
  55. Cowan, Clarence E.; Tervo, Paul A.; Dunklee, John L., Probe station thermal chuck with shielding for capacitive current.
  56. Cowan,Clarence E.; Tervo,Paul A.; Dunklee,John L., Probe station thermal chuck with shielding for capacitive current.
  57. Cowan,Clarence E.; Tervo,Paul A.; Dunklee,John L., Probe station thermal chuck with shielding for capacitive current.
  58. Dunklee,John; Cowan,Clarence E., Probe station with low inductance path.
  59. Dunklee,John; Cowan,Clarence E., Probe station with low inductance path.
  60. Lesher, Timothy; Miller, Brad; Cowan, Clarence E.; Simmons, Michael; Gray, Frank; McDonald, Cynthia L., Probe station with low noise characteristics.
  61. Lesher,Timothy; Miller,Brad; Cowan,Clarence E.; Simmons,Michael; Gray,Frank; McDonald,Cynthia L., Probe station with low noise characteristics.
  62. Lesher,Timothy; Miller,Brad; Cowan,Clarence E.; Simmons,Michael; Gray,Frank; McDonald,Cynthia L., Probe station with low noise characteristics.
  63. Navratil,Peter; Froemke,Brad; Stewart,Craig; Lord,Anthony; Spencer,Jeff; Runbaugh,Scott; Fisher,Gavin; McCann,Pete; Jones,Rod, Probe station with two platens.
  64. Lesher, Timothy E., Probe testing structure.
  65. Lesher,Timothy E., Probe testing structure.
  66. Pagani, Alberto, Process for controlling the correct positioning of test probes on terminations of electronic devices integrated on a semiconductor and corresponding electronic device.
  67. Pagani, Alberto, Process for controlling the correct positioning of test probes on terminations of electronic devices integrated on a semiconductor and corresponding electronic device.
  68. Strid, Eric W.; Schappacher, Jerry B.; Carlton, Dale E.; Gleason, K. Reed, Reference transmission line junction for probing device.
  69. Pagani, Alberto, Sensing structure of alignment of a probe for testing integrated circuits.
  70. Pagani, Alberto, Sensing structure of alignment of a probe for testing integrated circuits.
  71. Dunklee,John, Switched suspended conductor and connection.
  72. Dunklee,John, Switched suspended conductor and connection.
  73. Strid,Eric W.; Schappacher,Jerry B.; Carlton,Dale E.; Gleason,K. Reed, System for evaluating probing networks.
  74. Strid,Eric W.; Schappacher,Jerry B.; Carlton,Dale E.; Gleason,K. Reed, System for evaluating probing networks.
  75. Strid,Eric W.; Schappacher,Jerry B.; Carlton,Dale E.; Gleason,K. Reed, System for evaluating probing networks.
  76. Andrews, Peter; Hess, David, System for testing semiconductors.
  77. Negishi, Kazuki; Hansen, Mark, Test apparatus for measuring a characteristic of a device under test.
  78. Choi, Hong-Sok, Test circuit for use in a semiconductor apparatus.
  79. Shen,Tsung Wei; Soong,Bo Shao, Test key on a wafer.
  80. Rumbaugh,Scott, Thermal optical chuck.
  81. Rumbaugh,Scott, Thermal optical chuck.
  82. Schwindt, Randy J.; Harwood, Warren K.; Tervo, Paul A.; Smith, Kenneth R.; Warner, Richard H., Wafer probe station having a skirting component.
  83. Schwindt,Randy J.; Harwood,Warren K.; Tervo,Paul A.; Smith,Kenneth R.; Warner,Richard H., Wafer probe station having a skirting component.
  84. Schwindt,Randy J.; Harwood,Warren K.; Tervo,Paul A.; Smith,Kenneth R.; Warner,Richard H., Wafer probe station having a skirting component.
  85. Harwood, Warren K.; Tervo, Paul A.; Koxxy, Martin J., Wafer probe station having environment control enclosure.
  86. Harwood,Warren K.; Tervo,Paul A.; Koxxy,Martin J., Wafer probe station having environment control enclosure.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로