$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Molded integrated circuit package incorporating heat sink 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H05K-007/20
출원번호 US-0479073 (1990-02-12)
발명자 / 주소
  • Hernandez Jorge M. (Mesa AZ) Simpson Scott (Woodstock CT)
출원인 / 주소
  • Rogers Corporation (Rogers CT 02)
인용정보 피인용 횟수 : 63  인용 특허 : 0

초록

A molded integrated circuit package includes an integrated circuit chip, a heat sink device attached directly to the chip or lead frame and a molded package encapsulating the chip. The heat sink preferably comprises a thermally conductive material having a stem which communicates between the IC chip

대표청구항

A molded integrated circuit (IC) package comprising: lead frame means, said lead frame means including a plurality of conductive fingers arranged in a pre-selected pattern, said fingers each having a first end and a second end, said first ends of said fingers terminating at an inner space; an integr

이 특허를 인용한 특허 (63)

  1. Zhao,Sam Ziqun; Khan,Reza ur Rahman, Apparatus and method for thermal and electromagnetic interference (EMI) shielding enhancement in die-up array packages.
  2. Mahulikar Deepak ; Hoffman Paul R. ; Braden Jeffrey S., Ball grid array electronic package.
  3. Zhao, Sam Ziqun; Khan, Reza-ur Rahman, Ball grid array package enhanced with a thermal and electrical connector.
  4. Zhao, Sam Ziqun; Khan, Reza-ur Rahman, Ball grid array package enhanced with a thermal and electrical connector.
  5. Zhao,Sam Ziqun; Khan,Reza ur Rahman, Ball grid array package enhanced with a thermal and electrical connector.
  6. Zhao,Sam Ziqun; Khan,Rezaur Rahman, Ball grid array package enhanced with a thermal and electrical connector.
  7. Khan, Reza-ur Rahman; Zhao, Sam Ziqun, Ball grid array package fabrication with IC die support structures.
  8. Zhao, Sam Ziqun; Khan, Rezaur Rahman; Law, Edward; Papageorge, Marc, Ball grid array package having one or more stiffeners.
  9. Khan, Reza-ur Rahman; Zhong, Chong Hua, Ball grid array package substrates and method of making the same.
  10. Khan,Reza ur Rahman; Zhong,Chong Hua, Ball grid array package substrates with a modified central opening and method for making the same.
  11. Zhao, Sam Ziqun; Khan, Reza-ur Rahman, Ball grid array package with multiple interposers.
  12. Zhao, Sam Ziqun; Khan, Reza-ur Rahman, Ball grid array package with patterned stiffener layer.
  13. Zhao, Sam Ziqun; Khan, Reza ur Rahman; Law, Edward; Papageorge, Marc, Ball grid array package with patterned stiffener surface and method of assembling the same.
  14. Zhao, Sam Ziqun; Rahman Khan, Reza ur, Ball grid array package with separated stiffener layer.
  15. Khan,Reza ur Rahman; Zhao,Sam Ziqun, Ball grid array package with stepped stiffener layer.
  16. Khan, Reza-ur Rahman; Zhao, Sam Ziqun, Die down ball grid array package.
  17. Khan, Reza-Ur Rahman; Zhao, Sam Ziqun, Die down ball grid array packages and method for making same.
  18. Khan, Reza-ur Rahman; Zhao, Sam Ziqun, Die-down ball grid array package with die-attached heat spreader and method for making the same.
  19. Zhang,Tonglong; Khan,Reza ur Rahman, Die-up ball grid array package including a substrate capable of mounting an integrated circuit die and method for making the same.
  20. Zhang,Tonglong; Khan,Reza ur Rahman, Die-up ball grid array package with a heat spreader and method for making the same.
  21. Khan,Reza ur R; Zhao,Sam Z; Bacher,Brent, Die-up ball grid array package with attached stiffener ring.
  22. Zhao, Sam Z; Khan, Reza-ur R, Die-up ball grid array package with die-attached heat spreader.
  23. Zhao,Sam Ziqun; Khan,Reza ur Rahman, Die-up ball grid array package with enhanced stiffener.
  24. Khan,Reza ur Rahman; Zhao,Sam Ziqun; Bacher,Brent, Die-up ball grid array package with patterned stiffener opening.
  25. Khan,Reza ur R; Zhao,Sam Z; Bacher,Brent, Die-up ball grid array package with printed circuit board attachable heat spreader.
  26. Zhao,Sam Z; Khan,Reza ur R, Die-up ball grid array package with printed circuit board attachable heat spreader.
  27. Ference Thomas G. ; Howell Wayne J. ; Sprogis Edmund J., Dual chip with heat sink.
  28. Rahman Khan,Reza ur; Zhao,Sam Ziqun, Enhanced die-down ball grid array and method for making the same.
  29. Zhao,Sam Ziqun; Khan,Reza ur Rahman, Enhanced die-up ball grid array packages and method for making the same.
  30. Khandros Igor Y. ; Eldridge Benjamin N. ; Mathieu Gaetan L., Fabricating interconnects and tips using sacrificial substrates.
  31. Lemke, Timothy A.; Houtz, Timothy W., High density connector and method of manufacture.
  32. Lemke,Timothy A.; Houtz,Timothy W., High density connector and method of manufacture.
  33. Khan,Reza ur Rahman; Zhao,Sam Ziqun, IC die support structures for ball grid array package fabrication.
  34. Zhang, Tonglong, Integrated circuit device package having both wire bond and flip-chip interconnections and method of making the same.
  35. Zhang,Tonglong, Integrated circuit device package having both wire bond and flip-chip interconnections and method of making the same.
  36. Murphy James V., Integrated circuit intercoupling component with heat sink.
  37. Khandros Igor Y. ; Mathieu Gaetan L., Interconnection substrates with resilient contact structures on both sides.
  38. Zhong, Chong Hua; Khan, Rezaur Rahman, Low voltage drop and high thermal performance ball grid array package.
  39. Zhong, Chonghua; Khan, Reza-ur Rahman, Low voltage drop and high thermal performance ball grid array package.
  40. Zhong,Chong Hua; Rahman Khan,Reza ur, Low voltage drop and high thermal performance ball grid array package.
  41. Zhao,Sam Ziqun; Khan,Reza ur Rahman, Method for assembling a ball grid array package with multiple interposers.
  42. Zhao,Sam Zinqun; Khan,Reza ur Rahman; Chaudhry,Imtiaz, Method for assembling a ball grid array package with two substrates.
  43. Zhao, Sam Ziqun; Khan, Reza-ur Rahman; Chaudhry, Imtiaz, Method for making an enhanced die-up ball grid array package with two substrates.
  44. Zhao,Sam Ziqun; Khan,Rezaur Rahman, Method of assembling a ball grid array package with patterned stiffener layer.
  45. Brand Joseph M., Method of forming heat sink and semiconductor chip assemblies.
  46. Brand, Joseph M., Method of forming heat sink and semiconductor chip assemblies.
  47. Joseph M. Brand, Method of forming heat sink and semiconductor chip assemblies.
  48. Zhao, Sam Ziqun; Khan, Rezaur Rahman, Methods of making a die-up ball grid array package with printed circuit board attachable heat spreader.
  49. Eldridge, Benjamin N.; Grube, Gary W.; Khandros, Igor Y.; Mathieu, Gaetan L., Microelectronic contact structure.
  50. Eldridge, Benjamin N.; Grube, Gary W.; Khandros, Igor Y.; Mathieu, Gaetan L., Microelectronic contact structure and method of making same.
  51. Kornblum Matthew A. (Charlotte NC) Finocchi Lawrence D. (Charlotte NC) Hilliard Mark A. (Gastonia NC), Motor control housing.
  52. Kornblum Matthew Alan (Charlotte NC) Finocchi Lawrence Dominic (Charlotte NC) Hilliard Mark Andrew (Gastonia NC), Motor control housing.
  53. Zhao, Sam Ziqun; Khan, Reza-ur Rahman, Multipiece apparatus for thermal and electromagnetic interference (EMI) shielding enhancement in die-up array packages and method of making the same.
  54. Zhao,Sam Ziqun; Khan,Reza ur Rahman, Multipiece apparatus for thermal and electromagnetic interference (EMI) shielding enhancement in die-up array packages and method of making the same.
  55. Zhao, Sam Ziqun; Khan, Rezaur Rahman, No-lead IC packages having integrated heat spreader for electromagnetic interference (EMI) shielding and thermal enhancement.
  56. Eldridge, Benjamin N.; Grube, Gary W.; Khandros, Igor Y.; Mathieu, Gaetan L., Probe card assembly and kit, and methods of making same.
  57. Yasunaga, Shoji, Resin-sealed semiconductor device.
  58. Sano, Hikari; Tomita, Yoshihiro; Nakano, Takahiro, Semiconductor chip and semiconductor device.
  59. Sakamoto, Noriaki; Kobayashi, Yoshiyuki; Sakamoto, Junji; Okada, Yukio; Igarashi, Yusuke; Maehara, Eiju; Takahashi, Kouji, Semiconductor device, semiconductor module and hard disk.
  60. Huang Chien-Ping,TWX ; Tseng Wei-Chen,TWX, Semiconductor package structure having universal lead frame and heat sink.
  61. Dozier ; II Thomas H. ; Khandros Igor Y., Solder preforms.
  62. Zhao, Sam Ziqun; Khan, Reza-ur Rahman; Law, Edward; Papageorge, Marc, Thermally and electrically enhanced ball grid array package.
  63. Zhao, Sam Ziqun; Khan, Reaz-ur Rahman; Law, Edward; Papageorge, Marc, Thermally and electrically enhanced ball grid array packaging.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로