$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Semiconductor integrated circuit chip having an identification circuit therein 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G01R-027/02
  • G06F-011/22
출원번호 US-0578284 (1990-09-06)
우선권정보 KR-0007481 (1990-05-23)
발명자 / 주소
  • Jeon Dong-su (Seoul KRX) Seok Yong-sik (Taegu KRX)
출원인 / 주소
  • Samsung Electronics Co., Ltd. (Kyunggi KRX 03)
인용정보 피인용 횟수 : 78  인용 특허 : 0

초록 ▼

A semiconductor integrated circuit chip has an identification circuit connected between a power voltage supply terminal and one of the input terminals of the chip. The identification circuity includes a voltage limiter to limit the input potential difference between the power voltage supply terminal

대표청구항 ▼

In a semiconductor integrated circuit chip having a pair of power supply terminals, a plurality of input terminals and an identification circuit means connected between one of said power supply terminals and one of said input terminals, the improvement wherein said identification circuit means compr

이 특허를 인용한 특허 (78)

  1. Intrater Amos,ILX, Apparatus and method for testing the connections between an integrated circuit and a printed circuit board.
    상세보기
  2. DeForge John B. ; Douse David E. ; Eustis Steven M. ; Hedberg Erik L. ; Litten Susan M. ; Thoma Endre P., Electrical mask identification of memory modules.
    상세보기
  3. DeForge, John B.; Douse, David E.; Eustis, Steven M.; Hedberg, Erik L.; Litten, Susan M.; Thoma, Endre P., Electrical mask identification of memory modules.
    상세보기
  4. Tuttle, Mark E., Electronic communication devices, methods of forming electrical communication devices, and communications methods.
    상세보기
  5. Teraura, Nobuyuki, Electronic device with ID tag, central processing unit with ID tag, and ID tag for electronic device.
    상세보기
  6. Lisa R. Zeimantz, Integrated circuit defect review and classification process.
    상세보기
  7. Lisa R. Zeimantz, Integrated circuit defect review and classification process.
    상세보기
  8. Zeimantz Lisa R., Integrated circuit defect review and classification process.
    상세보기
  9. Zeimantz Lisa R., Integrated circuit defect review and classification process.
    상세보기
  10. Zeimantz, Lisa R., Integrated circuit defect review and classification process.
    상세보기
  11. Casto, James John; Qureshi, Qadeer Ahmad; Boothby, Hugh William, Integrated circuit package incorporating programmable elements.
    상세보기
  12. Park Cheol-hong,KRX ; Kang Sang-seok,KRX ; Joo Jae-hoon,KRX, Integrated circuits including function identification circuits having operating modes that identify corresponding functions of the integrated circuits.
    상세보기
  13. Nevill Leland R., Method and apparatus for identifying integrated circuits.
    상세보기
  14. Nevill,Leland R., Method and apparatus for identifying integrated circuits.
    상세보기
  15. Mark L. Jones ; Gregory A. Barnett, Method for continuous, non lot-based integrated circuit manufacturing.
    상세보기
  16. Muranaka, Masaya, Method for identifying semiconductor integrated circuit device, method for manufacturing semiconductor integrated circuit device, semiconductor integrated circuit device and semiconductor chip.
    상세보기
  17. Muranaka,Masaya, Method for identifying semiconductor integrated circuit device, method for manufacturing semiconductor integrated circuit device, semiconductor integrated circuit device and semiconductor chip.
    상세보기
  18. Beffa Raymond J., Method for sorting integrated circuit devices.
    상세보기
  19. Beffa Raymond J., Method for sorting integrated circuit devices.
    상세보기
  20. Beffa Raymond J., Method for sorting integrated circuit devices.
    상세보기
  21. Beffa Raymond J., Method for sorting integrated circuit devices.
    상세보기
  22. Beffa, Raymond J., Method for sorting integrated circuit devices.
    상세보기
  23. Beffa, Raymond J., Method for sorting integrated circuit devices.
    상세보기
  24. Beffa, Raymond J., Method for sorting integrated circuit devices.
    상세보기
  25. Beffa,Raymond J., Method for sorting integrated circuit devices.
    상세보기
  26. Beffa,Raymond J., Method for sorting integrated circuit devices.
    상세보기
  27. Beffa,Raymond J., Method for sorting integrated circuit devices.
    상세보기
  28. Raymond J. Beffa, Method for sorting integrated circuit devices.
    상세보기
  29. Raymond J. Beffa, Method for sorting integrated circuit devices.
    상세보기
  30. Raymond J. Beffa, Method for sorting integrated circuit devices.
    상세보기
  31. Raymond J. Beffa, Method for sorting integrated circuit devices.
    상세보기
  32. Raymond J. Beffa, Method for sorting integrated circuit devices.
    상세보기
  33. Akram Salman ; Farnworth Warren M. ; Gochnour Derek J. ; Hembree David R. ; Hess Michael E. ; Jacobson John O. ; Wark James M. ; Wood Alan G., Method for using data regarding manufacturing procedures integrated circuits (IC's) have undergone, such as repairs, to.
    상세보기
  34. Akram,Salman; Farnworth,Warren M.; Gochnour,Derek J.; Hembree,David R.; Hess,Michael E.; Jacobson,John O.; Wark,James M.; Wood,Alan G., Method for using data regarding manufacturing procedures integrated circuits (IC's) have undergone, such as repairs, to select procedures the IC's will undergo, such as additional repairs.
    상세보기
  35. Salman Akram ; Warren M. Farnworth ; Derek J. Gochnour ; David R. Hembree ; Michael E. Hess ; John O. Jacobson ; James M. Wark ; Alan G. Wood, Method for using data regarding manufacturing procedures integrated circuits (IC's) have undergone, such as repairs, to select procedures the IC's will undergo, such as additional repairs.
    상세보기
  36. Akram,Salman; Farnworth,Warren M.; Gochnour,Derek J.; Hembree,David R.; Hess,Michael E.; Jacobson,John O.; Wark,James M.; Wood,Alan G., Method for using data regarding manufacturing procedures integrated circuits (ICS) have undergone, such as repairs, to select procedures the ICS will undergo, such as additional repairs.
    상세보기
  37. Akram, Salman; Farnworth, Warren M.; Gochnour, Derek J.; Hembree, David R.; Hess, Michael E.; Jacobson, John O.; Wark, James M.; Wood, Alan G., Method for using data regarding manufacturing procedures integrated circuits (ICS) have undergone, such as repairs, to select procedures the ICs will undergo, such as additional repairs.
    상세보기
  38. Beffa Raymond J., Method in an integrated circuit (IC) manufacturing process for identifying and redirecting IC's mis-processd during their manufacture.
    상세보기
  39. Beffa Raymond J., Method in an integrated circuit (IC) manufacturing process for identifying and redirecting IC's mis-processed during th.
    상세보기
  40. Beffa Raymond J., Method in an integrated circuit (IC) manufacturing process for identifying and redirecting IC's mis-processed during their manufacture.
    상세보기
  41. Beffa, Raymond J., Method in an integrated circuit (IC) manufacturing process for identifying and redirecting IC's mis-processed during their manufacture.
    상세보기
  42. Beffa,Raymond J., Method in an integrated circuit (IC) manufacturing process for identifying and redirecting IC's mis-processed during their manufacture.
    상세보기
  43. Raymond J. Beffa, Method in an integrated circuit (IC) manufacturing process for identifying and redirecting IC's mis-processed during their manufacture.
    상세보기
  44. Beffa, Raymond J., Method in an integrated circuit (IC) manufacturing process for identifying and redirecting ICs mis-processed during their manufacture.
    상세보기
  45. Beffa, Raymond J., Method in an integrated circuit (IC) manufacturing process for identifying and redirecting ICs mis-processed during their manufacture.
    상세보기
  46. Beffa Raymond J., Method of sorting a group of integrated circuit devices for those devices requiring special testing.
    상세보기
  47. Beffa, Raymond J., Method of sorting a group of integrated circuit devices for those devices requiring special testing.
    상세보기
  48. Akram, Salman; Farnworth, Warren M.; Gochnour, Derek J.; Hembree, David R.; Hess, Michael E.; Jacobson, John O; Wark, James M.; Wood, Alan G., Method of using data regarding manufacturing procedures integrated circuits (IC's) have undergone, such as repairs, to select procedures the IC's will undergo, such as additional repairs.
    상세보기
  49. Jones, Mark L.; Barnett, Gregory A., Methods for non lot-based integrated circuit manufacturing.
    상세보기
  50. Jones, Mark L.; Barnett, Gregory A., Methods for non-lot-based manufacturing of articles.
    상세보기
  51. Seong, Jin Yong, Multi-chip package including chip address circuit.
    상세보기
  52. Kevin Wilson ; Ron Hjorth, Non-lot based method for assembling integrated circuit devices.
    상세보기
  53. Wilson Kevin ; Hjorth Ron, Non-lot based method for assembling integrated circuit devices.
    상세보기
  54. Wilson,Kevin; Hjorth,Ron, Non-lot based method for assembling integrated circuit devices.
    상세보기
  55. Wilson, Kevin; Hjorth, Ron, Nonlot based method for assembling integrated circuit devices.
    상세보기
  56. Jones, Mark L.; Barnett, Gregory A., Process and method for continuous, non lot-based integrated circuit manufacturing.
    상세보기
  57. Beffa, Raymond J., Process for sorting integrated circuit devices.
    상세보기
  58. Tobias,David F.; Altmejd,Morrie, Processor operational range indicator.
    상세보기
  59. Powell Theo J. ; Hii Kuong Hua,SGX ; Cline Danny R. ; Loh Wah Kit, ROM embedded mask release number for built-in self-test.
    상세보기
  60. Tuttle, John R., Radio frequency identification device and method.
    상세보기
  61. Tuttle, John R., Radio frequency identification device and method.
    상세보기
  62. Ferreira, Jesus; Kallscheuer, Jochen, Semi-conductor component testing system with a reduced number of test channels.
    상세보기
  63. Kenneth W. Marr, Setpoint silicon controlled rectifier (SCR) electrostatic discharge (ESD) core clamp.
    상세보기
  64. Marr, Kenneth W., Setpoint silicon controlled rectifier (SCR) electrostatic discharge (ESD) core clamp.
    상세보기
  65. Beffa, Raymond J., Sorting a group of integrated circuit devices for those devices requiring special testing.
    상세보기
  66. Beffa,Raymond J., Sorting a group of integrated circuit devices for those devices requiring special testing.
    상세보기
  67. Beffa,Raymond J., Sorting a group of integrated circuit devices for those devices requiring special testing.
    상세보기
  68. Beffa,Raymond J., Sorting a group of integrated circuit devices for those devices requiring special testing.
    상세보기
  69. Sun,Xueqing; Eyolfson,Mark; Langworthy,Chris; Major,Karl L., System and method for analyzing electrical failure data.
    상세보기
  70. Daniel J. Bolda ; Steven T. Haensgen ; John L. Scheele ; Craig Muschinski, System and method for on-line hall sensor programming.
    상세보기
  71. Tuttle, John R., System and method to track articles at a point of origin and at a point of destination using RFID.
    상세보기
  72. Beffa, Ray, System for optimizing anti-fuse repair time using fuse ID.
    상세보기
  73. Beffa,Ray, System for optimizing anti-fuse repair time using fuse id.
    상세보기
  74. Qureshi, Qadeer Ahmad; Mitchell, Charles Weldon; Casto, James John, System for specifying core voltage for a microprocessor by selectively outputting one of a first, fixed and a second, variable voltage control settings from the microprocessor.
    상세보기
  75. Bolda, Daniel J.; Haensgen, Steven T.; Scheele, John L.; Muschinski, Craig, Technique for programming a programmable device while coupled to another component in a circuit.
    상세보기
  76. Simmons Steven J., Yield based, in-line defect sampling method.
    상세보기
  77. Simmons, Steven J., Yield based, in-line defect sampling method.
    상세보기
  78. Simmons, Steven J., Yield based, in-line defect sampling method.
    상세보기

관련 콘텐츠

섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로