$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Complementary signal transmission circuit with impedance matching circuitry 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H03K-019/0175
출원번호 US-0614071 (1990-11-13)
우선권정보 JP-0302515 (1989-11-21)
발명자 / 주소
  • Mizukami Masao (Yokohama JPX) Sato Yoichi (Iruma JPX)
출원인 / 주소
  • Hitachi, Ltd. (Tokyo JPX 03) Hitachi VLSI Engineering Corp. (Tokyo JPX 03)
인용정보 피인용 횟수 : 51  인용 특허 : 0

초록

A signal transmission circuit in which a signal is converted into two complementary signals which are outputted from a signal transmission circuit via series resistors. The amplitude of each of the complimentary signals is reduced by the series resistors and terminating resistors provided on a signa

대표청구항

A signal transmission circuit comprising: a transmission-side output circuit for outputting complementary output signals therefrom in response to signals to be transmitted; resistor means connected in series to output terminals, respectively, of said output circuit; terminating resistors whose resis

이 특허를 인용한 특허 (51)

  1. Walck Jeffrey Alan, Active termination of a conductor for bi-directional signal transmission.
  2. Liou, Ming-Luen; Chiou, Rong-Liang, Apparatus for communicating another device.
  3. Liou, Ming-Luen; Chiou, Rong-Liang, Apparatus for communicating another device.
  4. Lou Perry W. (Carlsbad CA), Apparatus for providing an output voltage with substantially identical rising and falling characteristics.
  5. Beers Gregory E. (Austin TX) Frankeny Richard F. (Austin TX) Smadi Mithkal M. (Round Rock TX), Bidirectional transmission line driver/receiver.
  6. Yamauchi Hiroyuki,JPX, Circuit and method for signal transmission.
  7. Cao,Tai Anh; Walls,Lloyd Andre, Circuit for facilitating simultaneous multi-directional transmission of multiple signals between multiple circuits using a single transmission line.
  8. Kaplinsky Cecil H., Configurable I/O circuitry defining virtual ports.
  9. Hedberg Mats Olof Joakim,SEX, Coupling arrangement in a terminating circuit.
  10. Kim, Kyung-Hoon; Kwon, Dae-Han, Current mode logic-complementary metal oxide semiconductor converter.
  11. Frankeny Richard Francis ; Venkatramani Krishnamurthy, Current source based multilevel bus driver and converter.
  12. Pradhan,Pravas; Ju,Jianhong, Current transfer logic.
  13. Fujimoto,Tetsurou, Data interface circuit and data transmitting method.
  14. Wolff, Thomas; Becker, Rolf Friedrich Philipp, Digital interface with low power consumption.
  15. Nakagawa Masashi,JPX, Driver circuit unit.
  16. Sasaki, Naoto; Hirayama, Teruo, Electronic circuit apparatus and integrated circuit device.
  17. Lee Young-dae (Seoul KRX) Jung Chul-min (Seoul KRX) Cho Uk-rae (Kyungki-do KRX), Gunn transceiver logic input circuit for use in a semiconductor memory device.
  18. Muraya,Keisuke, High-speed transmitter circuit.
  19. Chang, Horng-Der; Lee, Chao-Cheng, Impedance matching circuit.
  20. Kuroda Tadahiro,JPX ; Sakurai Takayasu,JPX, Integrated circuit device having small amplitude signal transmission.
  21. Koyata, Koh; Yamaguchi, Masayuki; Abe, Katsumi; Tajima, Akimitsu, Interface circuit and, electronic device and communication system provided with same.
  22. Anders,Mark A.; Caputa,Peter; Krishnamurthy,Ram, Low-swing bus driver and receiver.
  23. Cao, Tai Anh; Walls, Lloyd Andre, Method for facilitating simultaneous multi-directional transmission of multiple signals between multiple circuits using a single transmission line.
  24. Earl Jeffrey S., Multiple input/output level interface input receiver.
  25. Tomita, Takashi, Output circuit for a transmission system.
  26. Yamada Jun,JPX, Printed circuit board unit with a wiring line providing termination resistance.
  27. Luke A. Johnson, Receiver impedance calibration arrangements in full duplex communication systems.
  28. Uematsu,Akira, Receiving device.
  29. John T. Contreras ; David Anthony Freitas ; Klaassen Berend Klaassen, Recording channel with voltage-type write driver for use with transmission-line interconnect.
  30. Frankeny Richard Francis, Reference signal generation in a switched current source transmission line driver/receiver system.
  31. Suzuki,Yasuyuki, Semiconductor device.
  32. Uchiki, Hideki; Kondoh, Harufusa, Semiconductor integrated circuit.
  33. Kuroda Tadahiro,JPX ; Sakurai Takayasu,JPX, Semiconductor integrated circuit device comprising a bias circuit, a driver circuit, and a receiver circuit.
  34. Shizuki, Yasushi, Semiconductor integrated circuit device with differential output driver circuit, and system for semiconductor integrated circuit device.
  35. Masao Taguchi JP; Satoshi Eto JP; Yoshihiro Takemae JP; Hiroshi Yoshioka JP; Makoto Koga JP, Semiconductor integrated circuit with input/output interface adapted for small-amplitude operation.
  36. Taguchi, Masao; Eto, Satoshi; Takemae, Yoshihiro; Yoshioka, Hiroshi; Koga, Makoto, Semiconductor integrated circuit with input/output interface adapted for small-amplitude operation.
  37. Taguchi, Masao; Eto, Satoshi; Takemae, Yoshihiro; Yoshioka, Hiroshi; Koga, Makoto, Semiconductor integrated circuit with input/output interface adapted for small-amplitude operation.
  38. Taguchi, Masao; Eto, Satoshi; Takemae, Yoshihiro; Yoshioka, Hiroshi; Koga, Makoto, Semiconductor integrated circuit with input/output interface adapted for small-amplitude operation.
  39. Taguchi, Masao; Takemae, Yoshihiro, Semiconductor integrated circuit with input/output interface adapted for small-amplitude operation.
  40. Takekuma, Toshitsuqu; Kurihara, Ryoichi; Yamagiwa, Akira, Signal transmitting device suited to fast signal transmission.
  41. Takekuma,Toshitsugu; Kurihara,Ryoichi; Yamagiwa,Akira, Signal transmitting device suited to fast signal transmission.
  42. Takekuma,Toshitsugu; Kurihara,Ryoichi; Yamagiwa,Akira, Signal transmitting device suited to fast signal transmission.
  43. Takekuma,Toshitsuqu; Kurihara,Ryoichi; Yamagiwa,Akira, Signal transmitting device suited to fast signal transmission.
  44. Takekuma,Toshitsuqu; Kurihara,Ryoichi; Yamagiwa,Akira, Signal transmitting device suited to fast signal transmission.
  45. Morriss Jeffrey C., Signaling circuit with substantially constant output impedance.
  46. Beers Gregory Edward ; Frankeny Richard Francis ; Smadi Mithkal Moh'd, System for providing an increase in digital data transmission rate over a parallel bus by converting binary format voltages to encoded analog format currents.
  47. Kalb Jeffrey C. ; Jorgensen John C. ; Kalb ; Jr. Jeffrey C. ; Richiuso Dominick, Termination circuits and methods therefor.
  48. Xianguo Cao CN, Termination structure for high speed, high pin density chips.
  49. Manohar Amar S. ; Lee Bor, Twisted-pair driver with staggered differential drivers and glitch free binary to multi level transmit encoder.
  50. Hedberg Mats,SEX, Universal receiver device.
  51. Hedberg Mats,SEX, Universal sender device.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로