$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Input/output section for an intelligent cell which provides sensing, bidirectional communications and control 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-015/16
  • G06F-003/00
출원번호 US-0533200 (1990-06-04)
발명자 / 주소
  • Evan Shabtai (Saratoga CA) Sander Wendell B. (Los Gatos CA)
출원인 / 주소
  • Echelon Corporation (Palo Alto CA 02)
인용정보 피인용 횟수 : 145  인용 특허 : 0

초록 ▼

A network for providing sensing, communications and control is described. A plurality of intelligent cells each of which comprises an integrated circuit having a processor and input/output section are coupled to the network. Each of the programmable cells receives when manufactured a unique identifi

대표청구항 ▼

In a network for sensing, communicating and controlling which includes a plaurilty of cells, a cell comprising: a processor; an input/output section for providing coupling between said processor and said network, said input/output section comprising: a plurality of circuit elements comprising, a sta

이 특허를 인용한 특허 (145)

  1. Kwiat, Kevin; Kamhoua, Charles; Njilla, Laurent; Shi, Yiyu; Schulze, Travis, Apparatus, method and article of manufacture for partially resisting hardware trojan induced data leakage in sequential logics.
    상세보기
  2. Clegg, Paul T.; Meiners, Jared; Losee, Scott C.; Allen, Douglas E.; Chatterton, Michelle; Lemke, Jared T.; Beagley, James, Automation and theater control system.
    상세보기
  3. Patten,Daniel; Chandler,Scott S.; Clegg,Paul T.; McDaniel,John, Backlit display with motion sensor.
    상세보기
  4. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd, Bus systems and reconfiguration methods.
    상세보기
  5. Clegg,Paul T.; Day,Wallace E.; Allen,Douglas E., Button assembly with status indicator and programmable backlighting.
    상세보기
  6. Clegg,Paul T.; Day,Wallace E.; Allen,Douglas E., Button assembly with status indicator and programmable backlighting.
    상세보기
  7. Clegg,Paul T.; Day,Wallace E.; Allen,Douglas E., Button assembly with status indicator and programmable backlighting.
    상세보기
  8. Clegg,Paul T.; Day,Wallace E.; Allen,Douglas E., Button assembly with status indicator and programmable backlighting.
    상세보기
  9. Hogan, Steven J.; Feltz, Kristi T.; Murdock, Douglas R.; Goodman, Todd A.; Vercande, David J.; Tangeman, Michael R.; Busch, Eric M.; Kripakaran, Raghavan; Jayasimha, Madhigubba G.; Smith, Keith E.; Austin, Mark A.; Berry, Dana Bruce, Call-processing rate quote system and method.
    상세보기
  10. Tormey, Milton T., Cell fabricated as an IC with a redesigned transceiver package which can be multiplexed to different states without user input.
    상세보기
  11. Vorbach, Martin, Chip including memory element storing higher level memory data on a page by page basis.
    상세보기
  12. Vorbach, Martin; Münch, Robert, Circuit having a multidimensional structure of configurable cells that include multi-bit-wide inputs and outputs.
    상세보기
  13. Ronald K. Shideler CA, Collision detection on a differential bus.
    상세보기
  14. Shideler, Ronald K.; Iun, Edwin, Collision detection on a differential bus.
    상세보기
  15. Vorbach, Martin; Nuckel, Armin, Configurable logic integrated circuit having a multidimensional structure of configurable elements.
    상세보기
  16. Vorbach, Martin; Nückel, Armin, Configurable logic integrated circuit having a multidimensional structure of configurable elements.
    상세보기
  17. Allen, Douglas E.; Smith, David, Current zero cross switching relay module using a voltage monitor.
    상세보기
  18. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
    상세보기
  19. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
    상세보기
  20. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
    상세보기
  21. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing method and device.
    상세보기
  22. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing method and device.
    상세보기
  23. Vorbach, Martin, Data processing system.
    상세보기
  24. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing system having integrated pipelined array data processor.
    상세보기
  25. Vorbach, Martin; Münch, Robert, Data processor having disabled cores.
    상세보기
  26. Aaron, Jeffrey A.; Shrum, Jr., Edgar Vaughan, Detection of encrypted packet streams using feedback probing.
    상세보기
  27. Vorbach, Martin, Device including a field having function cells and information providing cells controlled by the function cells.
    상세보기
  28. Atchley Hans B. (Greensboro NC) Ronchetti ; Sr. John J. (Kernersville NC), Fuel dispenser electronics design.
    상세보기
  29. Vorbach, Martin; May, Frank, Hardware definition method including determining whether to implement a function as hardware or software.
    상세보기
  30. Martin Vorbach DE; Robert Munch DE, I/O and memory bus system for DFPS and units with two or multi-dimensional programmable cell architectures.
    상세보기
  31. Vorbach, Martin; Münch, Robert, I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures.
    상세보기
  32. Vorbach, Martin; Münch, Robert, I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures.
    상세보기
  33. Vorbach,Martin; M��nch,Robert, I/O and memory bus system for DFPS and units with two-or multi-dimensional programmable cell architectures.
    상세보기
  34. Vorbach Martin,DEX ; Munch Robert,DEX, I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures.
    상세보기
  35. Vorbach, Martin; Munch, Robert, I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures.
    상세보기
  36. Vorbach, Martin; Munch, Robert, I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures.
    상세보기
  37. Vorbach,Martin; M？nch,Robert, I/O and memory bus system for DFPs and units with two-or multi-dimensional programmable cell architectures.
    상세보기
  38. Vorbach,Martin; M체nch,Robert, Internal bus system for DFPS and units with two-or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity.
    상세보기
  39. Binder, Yehuda, Local area network for distributing data communication, sensing and control signals.
    상세보기
  40. Binder, Yehuda, Local area network of serial intelligent cells.
    상세보기
  41. Binder, Yehuda, Local area network of serial intelligent cells.
    상세보기
  42. Binder, Yehuda, Local area network of serial intelligent cells.
    상세보기
  43. Binder, Yehuda, Local area network of serial intelligent cells.
    상세보기
  44. Binder, Yehuda, Local area network of serial intelligent cells.
    상세보기
  45. Binder, Yehuda, Local area network of serial intelligent cells.
    상세보기
  46. Binder, Yehuda, Local area network of serial intelligent cells.
    상세보기
  47. Binder, Yehuda, Local area network of serial intelligent cells.
    상세보기
  48. Binder, Yehuda, Local area network of serial intelligent cells.
    상세보기
  49. Binder, Yehuda, Local area network of serial intelligent cells.
    상세보기
  50. Binder, Yehuda, Local area network of serial intelligent cells.
    상세보기
  51. Binder, Yehuda, Local area network of serial intelligent cells.
    상세보기
  52. Binder, Yehuda, Local area network of serial intelligent cells.
    상세보기
  53. Binder,Yehuda, Local area network of serial intelligent cells.
    상세보기
  54. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
    상세보기
  55. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
    상세보기
  56. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
    상세보기
  57. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logical cell array and bus system.
    상세보기
  58. Hogan Steven J. ; Feltz Kristi T. ; Murdock Douglas R. ; Goodman Todd A. ; Vercande David J. ; Tangeman Michael R. ; Busch Eric M. ; Kripakaran Raghavan ; Jayasimha Madhigubba G. ; Smith Keith E. ; A, Method and apparatus for interfacing two or more applications in a client server.
    상세보기
  59. Vorbach, Martin; May, Frank; Nuckel, Armin, Method and device for processing data.
    상세보기
  60. Vorbach, Martin; May, Frank; Nuckel, Armin, Method and device for processing data.
    상세보기
  61. Binder, Yehuda; Hazani, Ami; Kofman, Semion, Method and system for providing DC power on local telephone lines.
    상세보기
  62. Binder, Yehuda; Hazani, Ami; Kofman, Semion, Method and system for providing DC power on local telephone lines.
    상세보기
  63. Binder, Yehuda; Hazani, Ami; Kofman, Semion, Method and system for providing DC power on local telephone lines.
    상세보기
  64. Binder,Yehuda; Hazani,Ami; Kofman,Semion, Method and system for providing DC power on local telephone lines.
    상세보기
  65. Vorbach, Martin; Munch, Robert, Method for deadlock-free configuration of dataflow processors and modules with a two- or multidimensional programmable cell structure (FPGAs, DPGAs, etc.).
    상세보기
  66. Vorbach, Martin, Method for debugging reconfigurable architectures.
    상세보기
  67. Vorbach, Martin, Method for debugging reconfigurable architectures.
    상세보기
  68. Vorbach, Martin; May, Frank; Nückel, Armin, Method for debugging reconfigurable architectures.
    상세보기
  69. Vorbach,Martin, Method for debugging reconfigurable architectures.
    상세보기
  70. Vorbach,Martin; May,Frank; N체ckel,Armin, Method for debugging reconfigurable architectures.
    상세보기
  71. Martin Vorbach DE; Robert Munch DE, Method for hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs, etc.)--.
    상세보기
  72. Vorbach, Martin; Nückel, Armin, Method for interleaving a program over a plurality of cells.
    상세보기
  73. Vorbach, Martin; May, Frank; Weinhardt, Markus; Cardoso, Joao Manuel Paiva, Method for processing data.
    상세보기
  74. Vorbach, Martin; Nückel, Armin; May, Frank; Weinhardt, Markus; Cardoso, Joao Manuel Paiva, Method for processing data.
    상세보기
  75. Vorbach, Martin; May, Frank; Nückel, Armin, Method for the translation of programs for reconfigurable architectures.
    상세보기
  76. May,Frank; N？ckel,Armin; Vorbach,Martin, Method for translating programs for reconfigurable architectures.
    상세보기
  77. Vorbach, Martin; Munch, Robert, Method of hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs , etc.).
    상세보기
  78. Vorbach,Martin; M체nch,Robert, Method of hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs, etc.).
    상세보기
  79. Vorbach, Martin; Baumgarte, Volker; May, Frank; Nuckel, Armin, Method of processing data with an array of data processors according to application ID.
    상세보기
  80. Vorbach, Martin; Munch, Robert, Method of repairing integrated circuits.
    상세보기
  81. Vorbach, Martin; Munch, Robert, Method of self-synchronization of configurable elements of a programmable module.
    상세보기
  82. Vorbach, Martin; Munch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
    상세보기
  83. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
    상세보기
  84. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
    상세보기
  85. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
    상세보기
  86. Vorbach,Martin; M체nch,Robert, Method of self-synchronization of configurable elements of a programmable module.
    상세보기
  87. Vorbach, Martin; M?nch, Robert, Method of self-synchronization of configurable elements of a programmable unit.
    상세보기
  88. Vorbach, Martin; Munch, Robert, Method of self-synchronization of configurable elements of a programmable unit.
    상세보기
  89. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
    상세보기
  90. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
    상세보기
  91. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
    상세보기
  92. Vorbach,Martin; Baumgarte,Volker, Methods and devices for treating and processing data.
    상세보기
  93. Vorbach, Martin, Methods and devices for treating and/or processing data.
    상세보기
  94. Vorbach, Martin; Baumgarte, Volker; May, Frank; Nuckel, Armin, Multi-processor bus and cache interconnection system.
    상세보기
  95. Vorbach, Martin, Multi-processor with selectively interconnected memory units.
    상세보기
  96. Vorbach, Martin, Multiprocessor having associated RAM units.
    상세보기
  97. Vorbach, Martin; Baumgarte, Volker, Multiprocessor having runtime adjustable clock and clock dependent power supply.
    상세보기
  98. Binder, Yehuda, Network combining wired and non-wired segments.
    상세보기
  99. Binder, Yehuda, Network combining wired and non-wired segments.
    상세보기
  100. Binder, Yehuda, Network combining wired and non-wired segments.
    상세보기
  101. Binder, Yehuda, Network combining wired and non-wired segments.
    상세보기
  102. Binder, Yehuda, Network combining wired and non-wired segments.
    상세보기
  103. Binder, Yehuda, Network combining wired and non-wired segments.
    상세보기
  104. Binder, Yehuda, Network combining wired and non-wired segments.
    상세보기
  105. Ellerbrock, Philip J.; Grant, Robert L.; Konz, Daniel W.; Winkelmann, Joseph P., Network device interface for digitally interfacing data channels to a controller via a network.
    상세보기
  106. Binder, Yehuda, Network for telephony and data communication.
    상세보기
  107. Binder, Yehuda, Network for telephony and data communication.
    상세보기
  108. Binder, Yehuda, Network for telephony and data communication.
    상세보기
  109. Binder,Yehuda, Network for telephony and data communication.
    상세보기
  110. Binder,Yehuda, Network for telephony and data communication.
    상세보기
  111. Vorbach, Martin, Parallel task operation in processor and reconfigurable coprocessor configured based on information in link list including termination information for synchronization.
    상세보기
  112. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin, Pipeline configuration protocol and configuration unit communication.
    상세보기
  113. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin, Pipeline configuration protocol and configuration unit communication.
    상세보기
  114. Vorbach,Martin; Baumgarte,Volker; Ehlers,Gerd; May,Frank; N체ckel,Armin, Pipeline configuration unit protocols and communication.
    상세보기
  115. Vorbach, Martin; Münch, Robert, Process for automatic dynamic reloading of data flow processors (DFPs) and units with two- or three-dimensional programmable cell architectures (FPGAs, DPGAs, and the like).
    상세보기
  116. Vorbach, Martin, Processor arrangement on a chip including data processing, memory, and interface elements.
    상세보기
  117. Vorbach, Martin; Münch, Robert, Processor chip for reconfigurable data processing, for processing numeric and logic operations and including function and interconnection control units.
    상세보기
  118. Vorbach, Martin; Nückel, Armin, Processor chip including a plurality of cache elements connected to a plurality of processor cores.
    상세보기
  119. Beagley, James J.; Lemke, Jared T.; Taylor, Peter L., Radio frequency multiple protocol bridge.
    상세보기
  120. Vorbach, Martin, Reconfigurable elements.
    상세보기
  121. Vorbach, Martin, Reconfigurable elements.
    상세보기
  122. Vorbach, Martin; Baumgarte, Volker, Reconfigurable general purpose processor having time restricted configurations.
    상세보기
  123. Vorbach,Martin; M？nch,Robert, Reconfigurable multidimensional array processor allowing runtime reconfiguration of selected individual array cells.
    상세보기
  124. Vorbach, Martin, Reconfigurable sequencer structure.
    상세보기
  125. Vorbach, Martin, Reconfigurable sequencer structure.
    상세보기
  126. Vorbach, Martin, Reconfigurable sequencer structure.
    상세보기
  127. Vorbach, Martin, Reconfigurable sequencer structure.
    상세보기
  128. Vorbach,Martin, Reconfigurable sequencer structure.
    상세보기
  129. Vorbach, Martin; Bretz, Daniel, Router.
    상세보기
  130. Vorbach,Martin; Bretz,Daniel, Router.
    상세보기
  131. Vorbach,Martin; M？nch,Robert, Run-time reconfiguration method for programmable units.
    상세보기
  132. Vorbach, Martin; Münch, Robert, Runtime configurable arithmetic and logic cell.
    상세보기
  133. Vorbach, Martin; Münch, Robert, Runtime configurable arithmetic and logic cell.
    상세보기
  134. Clegg, Paul T.; Day, Wallace E., Switch matrix.
    상세보기
  135. Chandler,Scott S.; Patten,Daniel; Clegg,Paul T.; Taylor,Peter L., System and method for commissioning addressable lighting systems.
    상세보기
  136. Harpur, Liam; O'Sullivan, Patrick J.; Stern, Edith H.; Willner, Barry E., System and method for motivating delayed responses to messages.
    상세보기
  137. Binder, Yehuda, Telephone outlet for implementing a local area network over telephone lines and a local area network using such outlets.
    상세보기
  138. Binder, Yehuda, Telephone outlet for implementing a local area network over telephone lines and a local area network using such outlets.
    상세보기
  139. Binder, Yehuda, Telephone outlet for implementing a local area network over telephone lines and a local area network using such outlets.
    상세보기
  140. Binder, Yehuda, Telephone outlet for implementing a local area network over telephone lines and a local area network using such outlets.
    상세보기
  141. Binder, Yehuda, Telephone system having multiple distinct sources and accessories therefor.
    상세보기
  142. Schurig Alma Karl, Universal lan power line carrier repeater system and method.
    상세보기
  143. Dowling, Kevin J.; Morgan, Frederick M.; Lys, Ihor A.; Blackwell, Michael K., Universal lighting network methods and systems.
    상세보기
  144. Dowling, Kevin J.; Morgan, Frederick M.; Lys, Ihor A.; Blackwell, Michael K., Universal lighting network methods and systems.
    상세보기
  145. Dowling,Kevin J.; Morgan,Frederick M.; Lys,Ihor A.; Blackwell,Michael K., Universal lighting network methods and systems.
    상세보기

관련 콘텐츠

섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로