[특허]Interface circuits including driver circuits with switching noise reduction

Interface circuits including driver circuits with switching noise reduction 원문보기

IPC분류정보
국가/구분	United States(US) Patent 등록
국제특허분류(IPC7판)	H03K-019/003
출원번호	US-0598507 (1990-10-16)
발명자 / 주소	Bianchi Christopher C. (Havertown PA)
출원인 / 주소	General Electric Company (Princeton NJ 02)
인용정보	피인용 횟수 : 166 인용 특허 : 0

초록 ▼

An interface circuit includes a generator for driving an interface signal to a receiver which produces an output signal in response thereto. The generator (or driver) includes a pair of relatively larger complementary conductivity field effect transistors and a pair of relatively smaller complementary conductivity field effect transistors (FETs), each pair in series circuit between the supply rails. The interface signal is produced at a connection of the center points of both pairs of FETs. A control device renders like ones of the FETs in each pair alternately conductive responsive to the input signal, however, the control device generates control signals for the FETs such that the relatively smaller FET of a given conductivity becomes conductive before the larger FET of that same conductivity. The receiver includes a voltage divider to attenuating and coupling the received interface signal to a high-gain amplifier which produces the output signal. Preferably, the signals have amplitudes sufficiently large to cause the interface circuit to operate as a digital interface. Further, it is preferred that two generators of opposite signal sense be employed to produce a differential interface signal, in which case the receiver includes a differential amplifier having opposite signal sense inputs to which the differential signals are applied through a differential voltage divider. In the preferred differential amplifier, opposite signal sense outputs are fed back in the regenerative sense to the two inputs to introduce hysteresis.

대표청구항 ▼

An interface circuit comprising: driving means for producing at least one interface signal at a potential between that of first and second supply rails, said driving means including: first and second field effect transistors coupled in series and respectively to said first and second supply rails, each of said first and second transistors having a given channel width, third and fourth field effect transistors coupled in series and respectively to said first and second supply rails, said third and fourth transistors having given channel widths larger than those of said first and second transistors, respectively, output means at which said interface signal is produced coupled to the series coupling of said first and second transistors and to the series coupling of said third and fourth transistors, and control means coupled to said first, second, third and fourth transistors for alternately rendering said first and third transistors conductive and said second and fourth transistors conductive in response to an input signal, said control means further for rendering said first transistor conductive before rendering said third transistor conductive, and said second transistor conductive before rendering said fourth transistor conductive; and receiving means receiving said interface signal for producing an output signal at a potential between that of third and fourth supply rails in response to said input signal, said receiving means including: potential dividing means coupled to said third and fourth supply rails and for receiving said interface signal, and having a node at which an attenuated signal directly responsive to said interface signal is produced, and amplifying means coupled between said third and fourth supply rails and having an input connection coupled to said node for receiving said attenuated signal, for producing said output signal in response thereto.

이 특허를 인용한 특허 (166)

Brent Keeth, Adjustable output driver circuit.
상세보기
Keeth Brent, Adjustable output driver circuit.
상세보기
Keeth Brent, Adjustable output driver circuit.
상세보기
Keeth Brent, Adjustable output driver circuit.
상세보기
Keeth Brent, Adjustable output driver circuit.
상세보기
Keeth Brent, Adjustable output driver circuit having parallel pull-up and pull-down elements.
상세보기
Keeth Brent, Adjustable output driver circuit having parallel pull-up and pull-down elements.
상세보기
Sanwo Ikuo Jimmy ; Nejat Mahyar ; Takano Hiroshi, Apparatus and method of providing a programmable slew rate control output driver.
상세보기
Patrick J. Mullarkey, Apparatus for adjusting delay of a clock signal relative to a data signal.
상세보기
Hunley Steven A., CMOS buffer with controlled slew rate.
상세보기
Hunley Steven A. (Arlington TX), CMOS buffer with controlled slew rate.
상세보기
Brunt Roger Van (San Francisco CA) Oprescu Florin (Sunnyvale CA), CMOS differential twisted-pair driver.
상세보기
Kim Seong-Won,KRX ; Song Min-Kyu,KRX ; Joe Eu-Ro,KRX ; Kang Geun-Soon,KRX, CMOS output buffer circuit exhibiting reduced switching noise.
상세보기
Vajapey Sridhar ; Pham Luat Q., CMOS output buffer with slew rate control.
상세보기
Dubey,Hari B., CMOS to PECL voltage level converter.
상세보기
Martelloni,Yannick, Circuit and method for switching an electrical load on after a delay.
상세보기
Keeth Brent, Clock vernier adjustment.
상세보기
Keeth Brent, Clock vernier adjustment.
상세보기
Patrick J. Mullarkey, Computer system having memory device with adjustable data clocking.
상세보기
Mullarkey, Patrick J., Computer system having memory device with adjustable data clocking using pass gates.
상세보기
Kasanyal,Sunil Chandra; Chauhan,Rajat, Configurable output buffer and method to provide differential drive.
상세보기
Stojanovic,Vladimir M., Data-level clock recovery.
상세보기
Manning Troy A., Delay-locked loop with binary-coupled capacitor.
상세보기
Manning Troy A., Delay-locked loop with binary-coupled capacitor.
상세보기
Manning Troy A., Delay-locked loop with binary-coupled capacitor.
상세보기
Troy A. Manning, Delay-locked loop with binary-coupled capacitor.
상세보기
Troy A. Manning, Delay-locked loop with binary-coupled capacitor.
상세보기
Troy A. Manning, Delay-locked loop with binary-coupled capacitor.
상세보기
Troy A. Manning, Delay-locked loop with binary-coupled capacitor.
상세보기
Crowley Matthew P., Differential signal generator with dynamic beta ratios.
상세보기
Bombaci,Francesco; Inglese,Alessandro, Digital interface for driving at least a couple of power elements, in particular in PWM applications.
상세보기
Rawson William Peter, Digital signal driver circuit having a high slew rate.
상세보기
Hronik,Stanley A., Double data rate synchronous SRAM with 100% bus utilization.
상세보기
Lee, Terry R.; Jeddeloh, Joseph M., Dynamic synchronization of data capture on an optical or other high speed communications link.
상세보기
Lee, Terry R.; Jeddeloh, Joseph M., Dynamic synchronization of data capture on an optical or other high speed communications link.
상세보기
Lee,Terry R.; Jeddeloh,Joseph M., Dynamic synchronization of data capture on an optical or other high speed communications link.
상세보기
Stojanovic, Vladimir M.; Horowitz, Mark A.; Zerbe, Jared L.; Bessios, Anthony; Ho, Andrew C. C.; Wei, Jason C.; Tsang, Grace; Garlepp, Bruno W., Equalizing receiver.
상세보기
Derek Bray, Fast-switching comparator with hysteresis.
상세보기
Mick, John R., Fully synchronous pipelined RAM.
상세보기
Lien Chuen-Der ; Tien Ta-Ke, High speed buffer circuit with improved noise immunity.
상세보기
Keeth Brent, High speed input buffer.
상세보기
Keeth Brent, High speed input buffer.
상세보기
Stojanovic, Vladimir M.; Ho, Andrew C. C.; Bessios, Anthony; Chen, Fred F.; Alon, Elad; Horowitz, Mark A., High speed signaling system with adaptive transmit pre-emphasis.
상세보기
Stojanovic, Vladimir M.; Ho, Andrew C. C.; Bessios, Anthony; Chen, Fred F.; Alon, Elad; Horowitz, Mark A., High speed signaling system with adaptive transmit pre-emphasis.
상세보기
Stojanovic, Vladimir M.; Ho, Andrew C.; Bessios, Anthony; Chen, Fred F.; Alon, Elad; Horowitz, Mark A., High speed signaling system with adaptive transmit pre-emphasis.
상세보기
Stojanovic, Vladimir M.; Ho, Andrew C.; Bessios, Anthony; Chen, Fred F.; Alon, Elad; Horowitz, Mark A., High speed signaling system with adaptive transmit pre-emphasis.
상세보기
Stojanovic, Vladimir M.; Ho, Andrew C.; Bessios, Anthony; Chen, Fred F.; Alon, Elad; Horowitz, Mark A., High speed signaling system with adaptive transmit pre-emphasis.
상세보기
Stojanovic, Vladimir M.; Ho, Andrew C.; Bessios, Anthony; Chen, Fred F.; Alon, Elad; Horowitz, Mark A., High speed signaling system with adaptive transmit pre-emphasis.
상세보기
Stojanovic,Vladimir M.; Ho,Andrew C. C.; Bessios,Anthony; Chen,Fred F.; Alon,Elad; Horowitz,Mark A., High speed signaling system with adaptive transmit pre-emphasis.
상세보기
Stojanovic,Vladimir M.; Ho,Andrew C. C.; Bessios,Anthony; Chen,Fred F.; Alon,Elad; Horowitz,Mark A., High speed signaling system with adaptive transmit pre-emphasis.
상세보기
Stojanovic,Vladimir M.; Ho,Andrew; Bessios,Anthony; Chen,Fred F.; Alon,Elad; Horowitz,Mark A., High speed signaling system with adaptive transmit pre-emphasis and reflection cancellation.
상세보기
Fu Shiu-Jin,TWX, High speed, low noise output buffer.
상세보기
Paul H. Ouyang ; Joseph W. Ku ; Donald Liusie, High-speed output driver with an impedance adjustment scheme.
상세보기
Chen, David Jia; DeBrita, Albert Alexander, IO driver with slew rate boost circuit.
상세보기
Chong,Yew Keong; Klein,David J.; Butka,Brian K., Impedance-matched output driver circuits having coarse and fine tuning control.
상세보기
Butka, Brian, Impedance-matched output driver circuits having enhanced predriver control.
상세보기
Butka,Brian, Impedance-matched output driver circuits having enhanced predriver control.
상세보기
Chong, Yew-Keong; Klein, David J.; Shao, XinXin; Shamarao, Prashant; Butka, Brian K., Impedance-matched output driver circuits having linear characteristics and enhanced coarse and fine tuning control.
상세보기
Asahina Katsushi (Itami JPX), Input circuit for processing small amplitude input signals.
상세보기
Priel, Michael; Kuzmin, Dan; Sofer, Sergey, Input/output driver circuit, integrated circuit and method therefor.
상세보기
David J. Klein ; Prashant Shamarao, Integrated circuit output buffers having control circuits therein that utilize output signal feedback to control pull-up and pull-down time intervals.
상세보기
Shamarao Prashant, Integrated circuit output buffers having feedback switches therein for reducing simultaneous switching noise and improving impedance matching characteristics.
상세보기
Shamarao Prashant, Integrated circuit output buffers having low propagation delay and improved noise characteristics.
상세보기
Keeth Brent, Latching wordline driver for multi-bank memory.
상세보기
Keeth Brent, Latching wordline driver for multi-bank memory.
상세보기
Ronald Pasqualini, Low ground bounce and low power supply bounce output driver with dual, interlocked, asymmetric delay lines.
상세보기
Jou Shyh-Jye,TWX ; Chiao Ray-De,TWX ; Kuo Shu-Hua,TWX ; Lin Tin-Hao,TWX, Low noise output buffer.
상세보기
Kaplinsky Cecil H. (140 Melville Ave. Palo Alto CA 94301), Low noise tri-state output buffer.
상세보기
Satoru Miyabe JP, MOS transistor output circuit.
상세보기
Keeth, Brent, Memory system with dynamic timing correction.
상세보기
Baker Russel Jacob ; Manning Troy A., Method and apparatus for adaptively adjusting the timing of a clock signal used to latch digital signals, and memory dev.
상세보기
Baker Russel Jacob ; Manning Troy A., Method and apparatus for adaptively adjusting the timing of a clock signal used to latch digital signals, and memory device using same.
상세보기
Keeth Brent, Method and apparatus for adaptively adjusting the timing offset between a clock signal and digital signals transmitted coincident with that clock signal, and memory device and system using same.
상세보기
Mullarkey Patrick J., Method and apparatus for adjusting data timing by delaying clock signal.
상세보기
Keeth Brent ; Manning Troy A., Method and apparatus for adjusting the timing of signals over fine and coarse ranges.
상세보기
Keeth, Brent; Manning, Troy A., Method and apparatus for adjusting the timing of signals over fine and coarse ranges.
상세보기
Brent Keeth ; Terry R. Lee ; Kevin Ryan ; Troy A. Manning, Method and apparatus for bit-to-bit timing correction of a high speed memory bus.
상세보기
Keeth, Brent; Lee, Terry R.; Ryan, Kevin; Manning, Troy A., Method and apparatus for bit-to-bit timing correction of a high speed memory bus.
상세보기
Ryan Kevin J. ; Lee Terry R., Method and apparatus for collision-free data transfers in a memory device with selectable data or address paths.
상세보기
Muljono, Harry, Method and apparatus for compensated slew rate control of line termination.
상세보기
Voshell Thomas W., Method and apparatus for coupling data from a memory device using a single ended read data path.
상세보기
Voshell Thomas W., Method and apparatus for coupling data from a memory device using a single ended read data path.
상세보기
Ali, Tamer, Method and apparatus for edge equalization for high speed drivers.
상세보기
Harrison, Ronnie M., Method and apparatus for generating a phase dependent control signal.
상세보기
Harrison, Ronnie M., Method and apparatus for generating a phase dependent control signal.
상세보기
Harrison, Ronnie M., Method and apparatus for generating a phase dependent control signal.
상세보기
Harrison, Ronnie M., Method and apparatus for generating a phase dependent control signal.
상세보기
Harrison, Ronnie M., Method and apparatus for generating a phase dependent control signal.
상세보기
Harrison,Ronnie M., Method and apparatus for generating a phase dependent control signal.
상세보기
Harrison,Ronnie M., Method and apparatus for generating a phase dependent control signal.
상세보기
Harrison Ronnie M., Method and apparatus for generating a sequence of clock signals.
상세보기
Harrison, Ronnie M., Method and apparatus for generating a sequence of clock signals.
상세보기
Harrison, Ronnie M., Method and apparatus for generating a sequence of clock signals.
상세보기
Harrison, Ronnie M., Method and apparatus for generating a sequence of clock signals.
상세보기
Harrison,Ronnie M., Method and apparatus for generating a sequence of clock signals.
상세보기
Manning Troy A., Method and apparatus for generating an internal clock signal that is synchronized to an external clock signal.
상세보기
Troy A. Manning, Method and apparatus for generating an internal clock signal that is synchronized to an external clock signal.
상세보기
Manning, Troy A., Method and apparatus for generating expect data from a captured bit pattern, and memory device using same.
상세보기
Manning,Troy A., Method and apparatus for generating expect data from a captured bit pattern, and memory device using same.
상세보기
Manning,Troy A., Method and apparatus for generating expect data from a captured bit pattern, and memory device using same.
상세보기
Troy A. Manning, Method and apparatus for generating expect data from a captured bit pattern, and memory device using same.
상세보기
Troy A. Manning, Method and apparatus for generating expect data from a captured bit pattern, and memory device using same.
상세보기
Brent Keeth, Method and apparatus for high speed data capture utilizing bit-to-bit timing correction, and memory device using same.
상세보기
Ryan, Kevin J.; Lee, Terry R., Method and apparatus for reading write-modified read data in memory device providing synchronous data transfers.
상세보기
Manning Troy A., Method and apparatus for resynchronizing a plurality of clock signals used in latching respective digital signals applied to a packetized memory device.
상세보기
Troy A. Manning, Method and apparatus for resynchronizing a plurality of clock signals used to latch respective digital signals, and memory device using same.
상세보기
Ryan Kevin J. ; Lee Terry R., Method and apparatus for synchronous data transfers in a memory device with lookahead logic for detecting latency intervals.
상세보기
Kevin J. Ryan ; Terry R. Lee, Method and apparatus for synchronous data transfers in a memory device with selectable data or address paths.
상세보기
Ryan, Kevin J.; Lee, Terry R., Method and apparatus for synchronous data transfers in a memory device with selectable data or address paths.
상세보기
Ryan, Kevin J.; Lee, Terry R., Method and apparatus for synchronous data transfers in a memory device with selectable data or address paths.
상세보기
Ryan, Kevin J.; Lee, Terry R., Method and apparatus for synchronous data transfers in a memory device with selectable data or address paths.
상세보기
Ryan, Kevin J.; Lee, Terry R., Method and apparatus for synchronous data transfers in a memory device with selectable data or address paths.
상세보기
Manning Troy A., Method and apparatus for transferring test data from a memory array.
상세보기
Manning, Troy A., Method and apparatus for transferring test data from a memory array.
상세보기
Manning Troy A., Method and circuit for producing high-speed counts.
상세보기
Johnson, Brian; Harrison, Ronnie M., Method and system for adjusting the timing offset between a clock signal and respective digital signals transmitted along with that clock signal, and memory device and computer system using same.
상세보기
Johnson,Brian; Harrison,Ronnie M., Method and system for adjusting the timing offset between a clock signal and respective digital signals transmitted along with that clock signal, and memory device and computer system using same.
상세보기
Manning, Troy A., Method for generating expect data from a captured bit pattern, and memory device using same.
상세보기
Brueckner, Roland, Method for the operation of an electronic circuit utilizing two different voltage levels and electronic circuit.
상세보기
Chan Francis H., Method of controlling transmission of binary pulses on a transmission line.
상세보기
Ranjan Nalini, Mixed voltage, multi-rail, high drive, low noise, adjustable slew rate input/output buffer.
상세보기
Keeth Brent ; Manning Troy A., Multi-bank memory input/output line selection.
상세보기
Keeth Brent ; Manning Troy A., Multi-bank memory input/output line selection.
상세보기
Keeth Brent ; Manning Troy A., Multi-bank memory input/output line selection.
상세보기
Douse David E. ; Lewis Scott C. ; Maffitt Thomas M., Off chip driver (OCD) with variable drive capability for noise control.
상세보기
Stojanovic,Vladimir M.; Ho,Andrew; Chen,Fred F.; Garlepp,Bruno W., Offset cancellation in a multi-level signaling system.
상세보기
Schemmann, Marcel F., Optical transmitter with multiple isolated inputs and signal combining network.
상세보기
Nasu Koji,JPX, Output buffer circuit capable of controlling through rate.
상세보기
Chien Pien, Output buffer with static and transient pull-up and pull-down drivers.
상세보기
Choi,Myung Han; Kim,Hwa Jin; Lee,Young Dae, Output driver for use in semiconductor device.
상세보기
Kevin J. Ryan, Packet-oriented synchronous DRAM interface supporting a plurality of orderings for data block transfers within a burst sequence.
상세보기
Stojanovic, Vladimir M.; Ho, Andrew C.; Bessios, Anthony; Garlepp, Bruno W.; Tsang, Grace; Horowitz, Mark A.; Zerbe, Jared L.; Wei, Jason C., Partial response receiver.
상세보기
Stojanovic, Vladimir M.; Ho, Andrew C.; Bessios, Anthony; Garlepp, Bruno W.; Tsang, Grace; Horowitz, Mark A.; Zerbe, Jared L.; Wei, Jason C., Partial response receiver.
상세보기
Stojanovic, Vladimir M.; Ho, Andrew C.; Bessios, Anthony; Garlepp, Bruno W.; Tsang, Grace; Horowitz, Mark A.; Zerbe, Jared L.; Wei, Jason C., Partial response receiver.
상세보기
Stojanovic, Vladimir M.; Horowitz, Mark A.; Zerbe, Jared L.; Bessios, Anthony; Ho, Andrew C. C.; Wei, Jason C.; Tsang, Grace; Garlepp, Bruno W., Partial response receiver.
상세보기
Stojanovic, Vladimir M.; Horowitz, Mark A.; Zerbe, Jared L.; Bessios, Anthony; Ho, Andrew C. C.; Wei, Jason C.; Tsang, Grace; Garlepp, Bruno W., Partial response receiver.
상세보기
Stojanovic,Vladimir M.; Horowitz,Mark A.; Zerbe,Jared L.; Bessios,Anthony; Ho,Andrew C. C.; Wei,Jason C.; Tsang,Grace; Garlepp,Bruno W., Partial response receiver.
상세보기
Garlepp,Bruno W.; Zerbe,Jared L.; Jeeradit,Metha; Stojanovic,Vladimir M., Partial response receiver with clock data recovery.
상세보기
Nakatsu, Kinya; Sasaki, Masataka; Saito, Ryuichi; Ibori, Satoshi; Takase, Masato, Power converter with shunt resistor.
상세보기
Shoichi Yoshizaki, Pull-up method and apparatus for a universal serial bus output driver.
상세보기
Oliver Kiehl, Receiver immune to slope-reversal noise.
상세보기
Nii,Koji, Semiconductor device having CMOS driver circuit.
상세보기
Taniguchi Hideki,JPX ; Goi Yoichi,JPX, Semiconductor integrated circuit.
상세보기
Masao Taguchi JP; Satoshi Eto JP; Yoshihiro Takemae JP; Hiroshi Yoshioka JP; Makoto Koga JP, Semiconductor integrated circuit with input/output interface adapted for small-amplitude operation.
상세보기
Mick, John R.; Baumann, Mark W., Separate byte control on fully synchronous pipelined SRAM.
상세보기
Inoue Osamu,JPX ; Ara Osamu,JPX, Signal output circuit with reduced noise in output signal.
상세보기
Ho,Andrew; Stojanovic,Vladimir M., Signal receiver with data precessing function.
상세보기
Werner, Carl W.; Ho, Andrew, Signaling system with selectively-inhibited adaptive equalization.
상세보기
Muljono Harry ; Ilkbahar Alper, Slew rate control.
상세보기
Muljono, Harry; Ilkbahar, Alper, Slew rate control.
상세보기
Shiu, Cheng-Lin; Lee, Kuan-Jung, Source driver and display apparatus.
상세보기
Baldwin, David J.; Lata, Zbigniew J.; Patel, Sanmukh M.; Teggatz, Ross E., Switch mode regulator controller using hybrid technique.
상세보기
Harrison Ronnie M. ; Keeth Brent, Synchronous clock generator including a compound delay-locked loop.
상세보기
Harrison Ronnie M., Synchronous clock generator including a delay-locked loop signal loss detector.
상세보기
Harrison Ronnie M., Synchronous clock generator including a delay-locked loop signal loss detector.
상세보기
Harrison Ronnie M. ; Keeth Brent, Synchronous clock generator including delay-locked loop.
상세보기
Mullarkey Patrick J., Synchronous memory device having an adjustable data clocking circuit.
상세보기
Nguyen Quan ; Vo Ivan, System and method for adjusting a voltage.
상세보기
James,Ralph, System and method for using a learning sequence to establish communications on a high-speed nonsynchronous interface in the absence of clock forwarding.
상세보기
James,Ralph, System and method for using a learning sequence to establish communications on a high-speed nonsynchronous interface in the absence of clock forwarding.
상세보기
James,Ralph, System and method for using a learning sequence to establish communications on a high-speed nonsynchronous interface in the absence of clock forwarding.
상세보기
Manohar Amar S. ; Lee Bor, Twisted-pair driver with staggered differential drivers and glitch free binary to multi level transmit encoder.
상세보기
Gallo,Girolamo; Marotta,Giulio, Variable impedance output buffer.
상세보기
Gallo,Girolamo; Marotta,Giulio, Variable impedence output buffer.
상세보기
Gallo,Girolamo; Marotta,Giulio, Variable impedence output buffer.
상세보기
Nakatsu, Kinya; Sasaki, Masataka; Saito, Ryuichi; Ibori, Satoshi; Takase, Masato, Vehicle power converted with shunt resistor having plate-shape resistive member.
상세보기

IPC	Description
A	생활필수품
A62	인명구조; 소방(사다리 E06C)
A62B	인명구조용의 기구, 장치 또는 방법(특히 의료용에 사용되는 밸브 A61M 39/00; 특히 물에서 쓰이는 인명구조 장치 또는 방법 B63C 9/00; 잠수장비 B63C 11/00; 특히 항공기에 쓰는 것, 예. 낙하산, 투출좌석 B64D; 특히 광산에서 쓰이는 구조장치 E21F 11/00)
A62B-1/08	.. 윈치 또는 풀리에 제동기구가 있는 것

내보내기 구분	파일저장 인쇄 메일전송
구성항목	기본정보 상세정보 관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표IPC 관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 공고번호, 공고일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표출원인, 출원인국적, 출원인주소, 발명자, 발명자E, 발명자코드, 발명자주소, 발명자 우편번호, 발명자국적, 대표IPC, IPC코드, 요약, 미국특허분류, 대리인주소, 대리인코드, 대리인(한글), 대리인(영문), 국제공개일자, 국제공개번호, 국제출원일자, 국제출원번호, 우선권, 우선권주장일, 우선권국가, 우선권출원번호, 원출원일자, 원출원번호, 지정국, Citing Patents, Cited Patents
저장형식	Text(ASCII format) Excel format PIAS분석(.xls)
메일정보	받는사람 (필수) @ 보내는사람 (선택) @ 제목 내용 KISTI 검색결과 이메일 서비스
안내	총 건의 자료가 검색되었습니다. 다운받으실 자료의 인덱스를 입력하세요. (1-10,000) 검색결과의 순서대로 최대 10,000건 까지 다운로드가 가능합니다. 데이타가 많을 경우 속도가 느려질 수 있습니다.(최대 2~3분 소요) 다운로드 파일은 UTF-8 형태로 저장됩니다. 파일의 내용이 제대로 보이지 않을실 때는 웹브라우저 상단의 보기 -> 인코딩 -> 자동선택 여부를 확인하십시오. ~ Text(ASCII format) Excel format

연합인증

Interface circuits including driver circuits with switching noise reduction 원문보기

초록 ▼

대표청구항 ▼

연구과제 타임라인

이 특허를 인용한 특허 (166)

관련 콘텐츠

특허 원문 보기

IPC 상위 출원인

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

선택된 텍스트

연합인증

Interface circuits including driver circuits with switching noise reduction 원문보기

초록 ▼

대표청구항 ▼

연구과제 타임라인

전체(0) 논문(0) 특허(0) 보고서(0)

전체(0) 논문(0) 특허(0) 보고서(0)

이 특허를 인용한 특허 (166)

관련 콘텐츠

특허 원문 보기

IPC 상위 출원인

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

선택된 텍스트