$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Programmable logic cell and array 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H03K-019/177
출원번호 US-0608415 (1990-11-02)
발명자 / 주소
  • Camarota Rafael C. (San Jose CA) Furtek Frederick C. (Menlo Park CA) Ho Walford W. (Saratoga CA) Browder Edward H. (Saratoga CA)
출원인 / 주소
  • Concurrent Logic, Inc. (Sunnyvale CA 02)
인용정보 피인용 횟수 : 309  인용 특허 : 0

초록

A programmable logic array comprising cells and a bus network in which the cells are arranged in a two-dimensional matrix of rows and columns and are interconnected by the bus network. The cells are also interconnected by a two-dimensional array of direct connections between a cell and its four near

대표청구항

A programmable logic array comprising: a plurality of logic cells, wherein each cell except those at the edges of the array has four nearest-neighbor cells, one to the left (or West), one to the right (or East), one above (or to the North) and one below (or to the South) so as to form an array in wh

이 특허를 인용한 특허 (309)

  1. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  2. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  3. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  4. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  5. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  6. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements.
  7. Master, Paul L.; Uvacek, Bohumir, Apparatus and method for adaptive multimedia reception and transmission in communication environments.
  8. Master, Paul L.; Uvacek, Bohumir, Apparatus and method for adaptive multimedia reception and transmission in communication environments.
  9. Kuo,Wei Min; Yu,Donald Y., Apparatus for interfacing and testing a phase locked loop in a field programmable gate array.
  10. Kuo, Wei-Min; Yu, Donald Y., Apparatus for testing a phrase-locked loop in a boundary scan enabled device.
  11. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  12. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  13. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  14. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements.
  15. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements.
  16. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements.
  17. Ting Benjamin S. ; Pani Peter M., Architecture and interconnect for programmable logic circuits.
  18. Benjamin S. Ting, Architecture and interconnect scheme for programmable logic circuits.
  19. Benjamin S. Ting, Architecture and interconnect scheme for programmable logic circuits.
  20. Ting Benjamin S., Architecture and interconnect scheme for programmable logic circuits.
  21. Ting, Benjamin S., Architecture and interconnect scheme for programmable logic circuits.
  22. Ting, Benjamin S., Architecture and interconnect scheme for programmable logic circuits.
  23. Ting, Benjamin S., Architecture and interconnect scheme for programmable logic circuits.
  24. Ting, Benjamin S., Architecture and interconnect scheme for programmable logic circuits.
  25. Ting, Benjamin S., Architecture and interconnect scheme for programmable logic circuits.
  26. Ting, Benjamin S., Architecture and interconnect scheme for programmable logic circuits.
  27. Ting,Benjamin S., Architecture and interconnect scheme for programmable logic circuits.
  28. Ting,Benjamin S., Architecture and interconnect scheme for programmable logic circuits.
  29. Ting,Benjamin S., Architecture and interconnect scheme for programmable logic circuits.
  30. Ting,Benjamin S., Architecture and interconnect scheme for programmable logic circuits.
  31. Ting,Benjamin S., Architecture and interconnect scheme for programmable logic circuits.
  32. McClintock Cameron ; Ngo Ninh ; Altaf Risa ; Cliff Richard G., Architectures for programmable logic devices.
  33. Hogenauer, Eugene B., Arithmetic node including general digital signal processing functions for an adaptive computing machine.
  34. Howard, Ric; Katragadda, Ramana V., Asynchronous, independent and multiple process shared memory system in an adaptive computing architecture.
  35. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd, Bus systems and reconfiguration methods.
  36. Kundu, Arunangshu; Fron, Jerome, Carry chain for use between logic modules in a field programmable gate array.
  37. Vorbach, Martin, Chip including memory element storing higher level memory data on a page by page basis.
  38. Vorbach, Martin; Münch, Robert, Circuit having a multidimensional structure of configurable cells that include multi-bit-wide inputs and outputs.
  39. Reddy Srinivas T. ; Zaveri Ketan ; Lane Christopher F. ; Lee Andy L. ; McClintock Cameron R. ; Pedersen Bruce B. ; Mejia Manuel ; Cliff Richard G., Circuitry and methods for internal interconnection of programmable logic devices.
  40. Srinivas T. Reddy ; Ketan Zaveri ; Christopher F. Lane ; Andy L. Lee ; Cameron R. McClintock ; Bruce B. Pedersen ; Manuel Mejia ; Richard G. Cliff, Circuitry and methods for internal interconnection of programmable logic devices.
  41. Kundu, Arunangshu, Clock tree network in a field programmable gate array.
  42. Kundu, Arunangshu, Clock tree network in a field programmable gate array.
  43. Kundu,Arunangshu, Clock tree network in a field programmable gate array.
  44. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James, Communications module, device, and method for implementing a system acquisition function.
  45. Ciraula Michael Kevin ; Lattimore George McNeil ; Yeung Gus Wai-Yan, Conditional restore for execution unit.
  46. Kean Thomas A.,GBX, Configurable cellular array.
  47. Master, Paul L.; Watson, John, Configurable hardware based digital imaging apparatus.
  48. Bennett, Jon C. R., Configurable interconnection system.
  49. Young Steven P. ; Bapat Shekhar ; Chaudhary Kamal ; Bauer Trevor J. ; Iwanczuk Roman, Configurable logic element with ability to evaluate five and six input functions.
  50. Young Steven P. ; Bapat Shekhar ; Chaudhary Kamal ; Bauer Trevor J. ; Iwanczuk Roman, Configurable logic element with ability to evaluate five and six input functions.
  51. Young Steven P. ; Bapat Shekhar ; Chaudhary Kamal ; Bauer Trevor J. ; Iwanczuk Roman, Configurable logic element with ability to evaluate wide logic functions.
  52. Young Steven P. ; New Bernard J. ; Camilleri Nicolas John ; Bauer Trevor J. ; Bapat Shekhar ; Chaudhary Kamal ; Krishnamurthy Sridhar, Configurable logic element with fast feedback paths.
  53. Vorbach, Martin; Nuckel, Armin, Configurable logic integrated circuit having a multidimensional structure of configurable elements.
  54. Vorbach, Martin; Nückel, Armin, Configurable logic integrated circuit having a multidimensional structure of configurable elements.
  55. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
  56. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
  57. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
  58. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing method and device.
  59. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing method and device.
  60. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing system having integrated pipelined array data processor.
  61. Vorbach, Martin; Münch, Robert, Data processor having disabled cores.
  62. Plants, William C.; Kundu, Arunangshu, Dedicated input/output first in/first out module for a field programmable gate array.
  63. Plants, William C.; Kundu, Arunangshu, Dedicated input/output first in/first out module for a field programmable gate array.
  64. Plants,William C.; Kundu,Arunangshu, Dedicated input/output first in/first out module for a field programmable gate array.
  65. Plants,William C.; Kundu,Arunangshu, Dedicated input/output first in/first out module for a field programmable gate array.
  66. Vorbach, Martin, Device including a field having function cells and information providing cells controlled by the function cells.
  67. Pedersen Bruce B., Driver circuitry for programmable logic devices.
  68. Lane, Christopher F.; Powell, Giles V.; Yeung, Wayne; Sung, Chiakang; Pedersen, Bruce B., Efficient arrangement of interconnection resources on programmable logic devices.
  69. Lane, Christopher F.; Powell, Giles V.; Yeung, Wayne; Sung, Chiakang; Pedersen, Bruce B., Efficient arrangement of interconnection resources on programmable logic devices.
  70. Ting,Benjamin S.; Pani,Peter M., Efficient integrated circuit layout scheme to implement a scalable switching network used in interconnection fabric.
  71. Ting, Benjamin S.; Pani, Peter M., Enhanced permutable switching network with multicasting signals for interconnection fabric.
  72. Ting, Benjamin S.; Pani, Peter M., Enhanced permutable switching network with multicasting signals for interconnection fabric.
  73. Furtek, Frederick Curtis; Master, Paul L., External memory controller.
  74. Furtek, Frederick Curtis; Master, Paul L., External memory controller node.
  75. Furtek, Frederick Curtis; Master, Paul L., External memory controller node.
  76. Furtek, Fredrick Curtis; Master, Paul L., External memory controller node.
  77. Furtek, Fredrick Curtis; Master, Paul L., External memory controller node.
  78. Young Steven P. ; New Bernard J. ; Camilleri Nicolas John ; Bauer Trevor J. ; Bapat Shekhar ; Chaudhary Kamal ; Krishnamurthy Sridhar, FPGA CLE with two independent carry chains.
  79. Young Steven P. ; Chaudhary Kamal ; Bauer Trevor J., FPGA architecture with offset interconnect lines.
  80. Tavana Danesh ; Yee Wilson K. ; Holen Victor A., FPGA architecture with repeatable titles including routing matrices and logic matrices.
  81. Goetting F. Erich, FPGA having logic cells configured by SRAM memory cells and interconnect configured by antifuses.
  82. Chaudhary Kamal, FPGA having logic element carry chains capable of generating wide XOR functions.
  83. Andrews William B. ; Hoff James F. ; Singh Satwant, FPGA having predictable open-drain drive mode.
  84. Bauer Trevor J. ; Young Steven P., FPGA interconnect structure with high-speed high fanout capability.
  85. Furtek Frederick C. ; Mason Martin T. ; Luking Robert B., FPGA logic cell internal structure including pair of look-up tables.
  86. Young Steven P. ; Bauer Trevor J. ; Chaudhary Kamal ; Krishnamurthy Sridhar, FPGA repeatable interconnect structure with bidirectional and unidirectional interconnect lines.
  87. Furtek Frederick C. ; Mason Martin T. ; Luking Robert B., FPGA structure having main, column and sector clock lines.
  88. Furtek Frederick C. ; Mason Martin T. ; Luking Robert B., FPGA structure having main, column and sector reset lines.
  89. Mahoney John E. (San Jose CA) Trimberger Stephen M. (San Jose CA) Erickson Charles R. (Fremont CA), Fast pipeline frame full detector.
  90. Plants, William C., Field programmable gate array architecture including a buffer module and a method of distributing buffer modules in a field programmable gate array.
  91. Furtek Frederick C. ; Mason Martin T. ; Luking Robert B., Field programmable gate array having access to orthogonal and diagonal adjacent neighboring cells.
  92. Furtek Frederick C. ; Mason Martin T. ; Luking Robert B., Field programmable gate array with distributed RAM and increased cell utilization.
  93. Yu, Donald Y.; Kuo, Wei Min, Field-programmable gate array low voltage differential signaling driver utilizing two complimentary output buffers.
  94. Yu, Donald Y.; Kuo, Wei-Min, Field-programmable gate array low voltage differential signaling driver utilizing two complimentary output buffers.
  95. Yu,Donald Y.; Kuo,Wei Min, Field-programmable gate array low voltage differential signaling driver utilizing two complimentary output buffers.
  96. Yu,Donald Y.; Kuo,Wei Min, Field-programmable gate array low voltage differential signaling driver utilizing two complimentary output buffers.
  97. Plants William C. (Santa Clara CA) Kaptanoglu Sinan (San Carlos CA) Lien Jung-Cheun (San Jose CA) Chan King W. (Los Altos CA) El-Ayat Khaled A. (Cupertino CA), Flexible FPGA input/output architecture.
  98. Agrawal Om P. ; Ilgenstein Kerry A., Flexible synchronous/asynchronous cell structure for a high density programmable logic device.
  99. McGowan John E. ; Plants William C. ; Landry Joel D. ; Kaptanoglu Sinan ; Miller Warren K., Flexible, high-performance static RAM architecture for field-programmable gate arrays.
  100. Benjamin S. Ting ; Peter M. Pani, Floor plan for scalable multiple level tab oriented interconnect architecture.
  101. Ting,Benjamin S.; Pani,Peter M., Floor plan for scalable multiple level tab oriented interconnect architecture.
  102. Ting,Benjamin S.; Pani,Peter M., Floor plan for scalable multiple level tab oriented interconnect architecture.
  103. Kean Thomas A.,GB6, Function unit for fine-gained FPGA.
  104. Vorbach, Martin; May, Frank, Hardware definition method including determining whether to implement a function as hardware or software.
  105. Asayeh, Reza, High density antifuse based partitioned FPGA architecture.
  106. Asayeh, Reza, High density antifuse based partitioned FPGA architecture.
  107. Sasaki Paul T., High speed programmable logic architecture.
  108. Vorbach, Martin; Münch, Robert, I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures.
  109. Vorbach, Martin; Münch, Robert, I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures.
  110. Lane Christopher F. ; Reddy Srinivas T. ; Lee Andy L. ; Jefferson David Edward, Input/output circuitry for programmable logic devices.
  111. Lane Christopher F. ; Reddy Srinivas T. ; Lee Andy L. ; Jefferson David Edward, Input/output circuitry for programmable logic devices.
  112. Furtek, Frederick Curtis; Master, Paul L.; Plunkett, Robert Thomas, Input/output controller node in an adaptable computing environment.
  113. Percey Andrew K. ; Bauer Trevor J. ; Young Steven P., Input/output interconnect circuit for FPGAs.
  114. James Roxby, Philip B.; Downs, Daniel J., Integrated circuit having a routing element selectively operable to function as an antenna.
  115. Pierce Kerry M. ; Erickson Charles R. ; Huang Chih-Tsung ; Wieland Douglas P., Interconnect architecture for field programmable gate array.
  116. Pierce Kerry M. ; Erickson Charles R. ; Huang Chih-Tsung ; Wieland Douglas P., Interconnect architecture for field programmable gate array using variable length conductors.
  117. Steven P. Young ; Kamal Chaudhary ; Trevor J. Bauer, Interconnect structure for a programmable logic device.
  118. Young Steven P. ; Chaudhary Kamal ; Bauer Trevor J., Interconnect structure for a programmable logic device.
  119. Ngai, Tony; Pedersen, Bruce; Shumarayev, Sergey; Schleicher, James; Huang, Wei-Jen; Maruri, Victor; Patel, Rakesh, Interconnection and input/output resources for programable logic integrated circuit devices.
  120. Ngai, Tony; Pedersen, Bruce; Shumarayev, Sergey; Schleicher, James; Huang, Wei-Jen; Hutton, Michael; Maruri, Victor; Patel, Rakesh; Kazarian, Peter J.; Leaver, Andrew; Mendel, David W.; Park, Jim, Interconnection and input/output resources for programmable logic integrated circuit devices.
  121. Ngai, Tony; Pedersen, Bruce; Shumarayev, Sergey; Schleicher, James; Huang, Wei-Jen; Hutton, Michael; Maruri, Victor; Patel, Rakesh; Kazarian, Peter J.; Leaver, Andrew; Mendel, David W.; Park, Jim, Interconnection and input/output resources for programmable logic integrated circuit devices.
  122. Ngai,Tony; Pedersen,Bruce; Shumarayev,Sergey; Schleicher,James; Huang,Wei Jen; Hutton,Michael; Maruri,Victor; Patel,Rakesh; Kazarian,Peter J.; Leaver,Andrew; Mendel,David W.; Park,Jim, Interconnection and input/output resources for programmable logic integrated circuit devices.
  123. Ngai,Tony; Pedersen,Bruce; Shumarayev,Sergey; Schleicher,James; Huang,Wei Jen; Hutton,Michael; Maruri,Victor; Patel,Rakesh; Kazarian,Peter J.; Leaver,Andrew; Mendel,David W.; Park,Jim, Interconnection and input/output resources for programmable logic integrated circuit devices.
  124. Ngai,Tony; Pedersen,Bruce; Shumarayev,Sergey; Schleicher,James; Huang,Wei Jen; Maruri,Victor; Patel,Rakesh, Interconnection and input/output resources for programmable logic integrated circuit devices.
  125. Tony Ngai ; Bruce Pedersen ; Sergey Shumarayev ; James Schleicher ; Wei-Jen Huang ; Michael Hutton ; Victor Maruri ; Rakesh Patel ; Peter J. Kazarian ; Andrew Leaver ; David W. Mendel ; Ji, Interconnection and input/output resources for programmable logic integrated circuit devices.
  126. Pani,Peter M.; Ting,Benjamin S., Interconnection fabric using switching networks in hierarchy.
  127. Bennett, Jon C. R., Interconnection system.
  128. Bennett, Jon C. R., Interconnection system.
  129. Lee Fung Fung, Interleaved interconnect for programmable logic array devices.
  130. Vorbach,Martin; M체nch,Robert, Internal bus system for DFPS and units with two-or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity.
  131. Heidari-Bateni, Ghobad; Sambhwani, Sharad D., Internal synchronization control for adaptive integrated circuitry.
  132. Ogawa Kyohsuke,JPX ; Tanaka Yasunori,JPX, LSI chip having programmable buffer circuit.
  133. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
  134. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
  135. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
  136. Pedersen Bruce B., Logic cell for programmable logic devices.
  137. Wilson Stanley ; Chan King W. ; Frappier Mark, Logic function module for field programmable array.
  138. Galbraith Douglas C. (Fremont CA) El Gamal Abbas (Palo Alto CA) Greene Jonathan W. (Palo Alto CA), Logic module for a programmable logic device.
  139. Galbraith Douglas C. ; El Gamal Abbas ; Greene Jonathan W., Logic module with configurable combinational and sequential blocks.
  140. Cliff Richard G. ; Heile Francis B. ; Huang Joseph ; Mendel David W. ; Pedersen Bruce B. ; Sung Chiakang ; Wang Bonnie I., Logic region resources for programmable logic devices.
  141. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logical cell array and bus system.
  142. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  143. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  144. Gould Scott Whitney ; Furtek Frederick Curtis ; Keyser ; III Frank Ray ; Worth Brian A. ; Zittritsch Terrance John, Low skew multiplexer network and programmable array clock/reset application thereof.
  145. Curd Derek R. ; Nguyen Hy V., Low-voltage input/output circuit with high voltage tolerance.
  146. Chan, Richard, Method and apparatus for a flexible chargepump scheme for field-programmable gate arrays.
  147. McCollum, John, Method and apparatus for bootstrapping a programmable antifuse circuit.
  148. New Bernard J., Method and apparatus for controlling the partial reconfiguration of a field programmable gate array.
  149. Pani Peter M. ; Ting Benjamin S., Method and apparatus for universal program controlled bus.
  150. Pani Peter M. ; Ting Benjamin S., Method and apparatus for universal program controlled bus architecture.
  151. Pani, Peter M.; Ting, Benjamin S., Method and apparatus for universal program controlled bus architecture.
  152. Pani, Peter M.; Ting, Benjamin S., Method and apparatus for universal program controlled bus architecture.
  153. Pani, Peter M.; Ting, Benjamin S., Method and apparatus for universal program controlled bus architecture.
  154. Pani, Peter M.; Ting, Benjamin S., Method and apparatus for universal program controlled bus architecture.
  155. Pani,Peter M.; Ting,Benjamin S., Method and apparatus for universal program controlled bus architecture.
  156. Vorbach, Martin; May, Frank; Nuckel, Armin, Method and device for processing data.
  157. Vorbach, Martin; May, Frank; Nuckel, Armin, Method and device for processing data.
  158. Master, Paul L., Method and system for achieving individualized protected space in an operating system.
  159. Master, Paul L., Method and system for creating and programming an adaptive computing engine.
  160. Bertolet Allan Robert ; Clinton Kim P.N. ; Gould Scott Whitney ; Keyser III Frank Ray ; Reny Timothy Shawn ; Zittritsch Terrance John, Method and system for layout and schematic generation for heterogeneous arrays.
  161. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  162. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  163. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  164. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  165. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  166. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  167. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  168. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  169. Master, Paul L.; Scheuermann, W. James, Method and system for reducing the time-to-market concerns for embedded system design.
  170. Vorbach, Martin, Method for debugging reconfigurable architectures.
  171. Vorbach, Martin, Method for debugging reconfigurable architectures.
  172. Vorbach, Martin; May, Frank; Nückel, Armin, Method for debugging reconfigurable architectures.
  173. Vorbach,Martin, Method for debugging reconfigurable architectures.
  174. Vorbach,Martin; May,Frank; N체ckel,Armin, Method for debugging reconfigurable architectures.
  175. Vorbach, Martin; Nückel, Armin, Method for interleaving a program over a plurality of cells.
  176. Vorbach, Martin; May, Frank; Weinhardt, Markus; Cardoso, Joao Manuel Paiva, Method for processing data.
  177. Vorbach, Martin; Nückel, Armin; May, Frank; Weinhardt, Markus; Cardoso, Joao Manuel Paiva, Method for processing data.
  178. Jenkins ; IV Jesse H., Method for selecting slew rate for a programmable device.
  179. Vorbach, Martin; May, Frank; Nückel, Armin, Method for the translation of programs for reconfigurable architectures.
  180. May,Frank; N?ckel,Armin; Vorbach,Martin, Method for translating programs for reconfigurable architectures.
  181. Vorbach,Martin; M체nch,Robert, Method of hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs, etc.).
  182. Vorbach, Martin; Baumgarte, Volker; May, Frank; Nuckel, Armin, Method of processing data with an array of data processors according to application ID.
  183. Vorbach, Martin; Munch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  184. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  185. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  186. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  187. Vorbach,Martin; M체nch,Robert, Method of self-synchronization of configurable elements of a programmable module.
  188. Vorbach, Martin; M?nch, Robert, Method of self-synchronization of configurable elements of a programmable unit.
  189. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
  190. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
  191. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
  192. Vorbach,Martin; Baumgarte,Volker, Methods and devices for treating and processing data.
  193. Vorbach, Martin, Methods and devices for treating and/or processing data.
  194. Kundu, Arunangshu; Narayanan, Venkatesh; McCollum, John; Plants, William C., Multi-level routing architecture in a field programmable gate array having transmitters and receivers.
  195. Kundu,Arunangshu; Narayanan,Venkatesh; McCollum,John; Plants,William C., Multi-level routing architecture in a field programmable gate array having transmitters and receivers.
  196. Vorbach, Martin; Baumgarte, Volker; May, Frank; Nuckel, Armin, Multi-processor bus and cache interconnection system.
  197. Vorbach, Martin, Multi-processor with selectively interconnected memory units.
  198. Plants William C. ; Bakker Gregory W., Multiple logic family compatible output driver.
  199. Vorbach, Martin, Multiprocessor having associated RAM units.
  200. Vorbach, Martin; Baumgarte, Volker, Multiprocessor having runtime adjustable clock and clock dependent power supply.
  201. Cliff Richard G. ; Heile Francis B. ; Huang Joseph ; Mendel David W. ; Pedersen Bruce B. ; Sung Chiakang ; Veenstra Kerry ; Wang Bonnie I., PCI-compatible programmable logic devices.
  202. Cliff Richard G. ; Huang Joseph ; Sung Chiakang ; Wang Bonnie I., PCI-compatible programmable logic devices.
  203. Cliff, Richard G.; Heile, Francis B.; Huang, Joseph; Mendel, David W.; Pendersen, Bruce B.; Sung, Chiakang; Veenstra, Kerry; Wang, Bonnie I., PCI-compatible programmable logic devices.
  204. Cliff,Richard G; Heile,Francis B; Huang,Joseph; Mendel,David W; Pedersen,Bruce B; Sung,Chiakang; Veenstra,Kerry; Wang,Bonnie I, PCI-compatible programmable logic devices.
  205. Sun, Shin Nan; Wong, Wayne W., Parallel programmable antifuse field programmable gate array device (FPGA) and a method for programming and testing an antifuse FPGA.
  206. Sun, Shin-Nan; Wong, Wayne W., Parallel programmable antifuse field programmable gate array device (FPGA) and a method for programming and testing an antifuse FPGA.
  207. Sun,Shin Nan; Wong,Wayne W., Parallel programmable antifuse field programmable gate array device (FPGA) and a method for programming and testing an antifuse FPGA.
  208. Vorbach, Martin, Parallel task operation in processor and reconfigurable coprocessor configured based on information in link list including termination information for synchronization.
  209. Pani, Peter M.; Ting, Benjamin S., Permutable switching network with enhanced interconnectivity for multicasting signals.
  210. Pani, Peter M.; Ting, Benjamin S., Permutable switching network with enhanced interconnectivity for multicasting signals.
  211. Pani, Peter M.; Ting, Benjamin S., Permutable switching network with enhanced interconnectivity for multicasting signals.
  212. Pani, Peter M.; Ting, Benjamin S., Permutable switching network with enhanced interconnectivity for multicasting signals.
  213. Pani, Peter M.; Ting, Benjamin S., Permutable switching network with enhanced interconnectivity for multicasting signals.
  214. Pani, Peter M.; Ting, Benjamin S., Permutable switching network with enhanced multicasting signals routing for interconnection fabric.
  215. Pani, Peter M.; Ting, Benjamin S., Permutable switching network with enhanced multicasting signals routing for interconnection fabric.
  216. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin, Pipeline configuration protocol and configuration unit communication.
  217. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin, Pipeline configuration protocol and configuration unit communication.
  218. Vorbach,Martin; Baumgarte,Volker; Ehlers,Gerd; May,Frank; N체ckel,Armin, Pipeline configuration unit protocols and communication.
  219. Vorbach,Martin; M체nch,Robert, Process for automatic dynamic reloading of data flow processors (DFPS) and units with two-or three-dimensional programmable cell architectures (FPGAS, DPGAS, and the like).
  220. Vorbach, Martin; Münch, Robert, Process for automatic dynamic reloading of data flow processors (DFPs) and units with two- or three-dimensional programmable cell architectures (FPGAs, DPGAs, and the like).
  221. Scheuermann,W. James, Processing architecture for a reconfigurable arithmetic node.
  222. Vorbach, Martin, Processor arrangement on a chip including data processing, memory, and interface elements.
  223. Vorbach, Martin; Münch, Robert, Processor chip for reconfigurable data processing, for processing numeric and logic operations and including function and interconnection control units.
  224. Vorbach, Martin; Nückel, Armin, Processor chip including a plurality of cache elements connected to a plurality of processor cores.
  225. Master, Paul L., Profiling of software and circuit designs utilizing data operation analyses.
  226. Gould Scott Whitney (South Burlington VT) Furtek Frederick Curtis (Menlo Park CA) Keyser ; III Frank Ray (Colchester VT) Worth Brian A. (Milton VT) Zittritsch Terrance John (Williston VT), Programmable array clock/reset resource.
  227. Clinton Kim P. N. (Essex Junction VT) Gould Scott W. (South Burlington VT) Hartman Steven P. (Jericho VT) Iadanza Joseph A. (Hinesburg VT) Keyser ; III Frank R. (Colchester VT) Millham Eric E. (St. G, Programmable array interconnect network.
  228. Welch John T., Programmable gate array for relay ladder logic.
  229. Gamal Abbas El ; El-Avat Khaled A. ; Mohsen Amr, Programmable interconnect architecture.
  230. Bertolet Allan Robert ; Clinton Kim P.N. ; Fuller Christine Marie ; Gould Scott Whitney ; Hartman Steven Paul ; Iadanza Joseph Andrew ; Keyser Frank Ray ; Millham Eric Ernest ; Reny Timothy Shawn ; W, Programmable inverter circuit used in a programmable logic cell.
  231. Mendel David W., Programmable logic array devices with enhanced interconnectivity between adjacent logic regions.
  232. Mendel David W., Programmable logic array devices with enhanced interconnectivity between adjacent logic regions.
  233. Cliff Richard G. ; Heile Francis B. ; Huang Joseph ; Lane Christopher F. ; Lee Fung Fung ; McClintock Cameron ; Mendel David W. ; Ngo Ninh D. ; Pedersen Bruce B. ; Reddy Srinivas T. ; Sung Chiakang ;, Programmable logic array integrated circuit architectures.
  234. Cliff Richard G. ; Heile Francis B. ; Sung Chiakang ; Wang Bonnie I. ; Pedersen Bruce B., Programmable logic array integrated circuit architectures.
  235. Richard G. Cliff ; Francis B. Heile ; Joseph Huang ; Christopher F. Lane ; Fung Fung Lee ; Cameron McClintock ; David W. Mendel ; Ninh D. Ngo ; Bruce B. Pedersen ; Srinivas T. Reddy ; Chiak, Programmable logic array integrated circuit architectures.
  236. Cliff Richard G. (Milpitas CA) Reddy Srinivas T. (Santa Clara CA) Raman Rina (Fremont CA) Cope L. Todd (San Jose CA) Huang Joseph (San Jose CA) Pedersen Bruce B. (San Jose CA), Programmable logic array integrated circuit devices.
  237. Cliff Richard G. ; Reddy Srinivas T. ; Jefferson David E. ; Raman Rina ; Cope L. Todd ; Lane Christopher F. ; Huang Joseph ; Heile Francis B. ; Pedersen Bruce B. ; Mendel David W. ; Lytle Craig S. ; , Programmable logic array integrated circuit devices.
  238. Cliff Richard G. ; Reddy Srinivas T. ; Raman Rina ; Cope L. Todd ; Huang Joseph ; Pedersen Bruce B., Programmable logic array integrated circuit devices.
  239. Cliff Richard G. ; Reddy Srinivas T. ; Raman Rina ; Cope L. Todd ; Huang Joseph ; Pedersen Bruce B., Programmable logic array integrated circuit devices.
  240. Cliff, Richard G.; Reddy, Srinivas T.; Jefferson, David Edward; Raman, Rina; Cope, L. Todd; Lane, Christopher F.; Huang, Joseph; Heile, Francis B.; Pedersen, Bruce B.; Mendel, David Wolk; Lytle, Crai, Programmable logic array integrated circuit devices.
  241. Richard G. Cliff ; Srinivas T. Reddy ; David Edward Jefferson ; Rina Raman ; L. Todd Cope ; Christopher F. Lane ; Joseph Huang ; Francis B. Heile ; Bruce B. Pedersen ; David Wolk Mendel ; C, Programmable logic array integrated circuit devices.
  242. Cliff Richard G. ; Heile Francis B. ; Huang Joseph ; Lane Christopher F. ; Lee Fung Fung ; McClintock Cameron ; Mendel David W. ; Ngo Ninh D. ; Pedersen Bruce B. ; Reddy Srinivas T. ; Sung Chiakang ;, Programmable logic array integrated circuit devices with interleaved logic array blocks.
  243. Cliff Richard G. ; Heile Francis B. ; Huang Joseph ; Mendel David W. ; Pedersen Bruce B. ; Sung Chiakang ; Veenstra Kerry ; Wang Bonnie I., Programmable logic array integrated circuit devices with interleaved logic array blocks.
  244. Cliff, Richard G.; Ahanin, Bahram; Lytle, Craig Schilling; Heile, Francis B.; Pedersen, Bruce B.; Veenstra, Kerry, Programmable logic array integrated circuits.
  245. Lee Fung Fung ; Cliff Richard G. ; Cope L. Todd,MYX ; McClintock Cameron R. ; Leong William ; Watson James A. ; Huang Joseph ; Ahanin Bahram, Programmable logic array integrated circuits.
  246. Reddy Srinivas T. (Santa Clara CA) Sung Chiakang (Milpitas CA) Wang Bonnie I-Keh (Cupertino CA), Programmable logic array integrated circuits with improved interconnection conductor utilization.
  247. Cliff Richard G. ; Reddy Srinivas T. ; Jefferson David E. ; Raman Rina ; Cope L. Todd ; Lane Christopher F. ; Huang Joseph ; Heile Francis B. ; Pedersen Bruce B. ; Mendel David W. ; Lytle Craig S. ; , Programmable logic array intergrated circuit devices.
  248. Bertolet Allan Robert ; Clinton Kim P. N. ; Fuller Christine Marie ; Gould Scott Whitney ; Hartman Steven Paul ; Iadanza Joseph Andrew ; Keyser Frank Ray ; Millham Eric Ernest ; Reny Timothy Shawn ; , Programmable logic cell.
  249. Cliff Richard G. ; Heile Francis B. ; Huang Joseph ; Lee Fung Fung ; McClintock Cameron ; Mendel David W. ; Pedersen Bruce B. ; Reddy Srinivas T. ; Sung Chiakang ; Veenstra Kerry ; Wang Bonnie I., Programmable logic device architectures.
  250. Jefferson, David E.; McClintock, Cameron; Schleicher, James; Lee, Andy L.; Mejia, Manuel; Pedersen, Bruce B.; Lane, Christopher F.; Cliff, Richard G.; Reddy, Srinivas T., Programmable logic device architectures with super-regions having logic regions and a memory region.
  251. David E. Jefferson ; Cameron McClintock ; James Schleicher ; Andy L. Lee ; Manuel Mejia ; Bruce B. Pederson ; Christopher F. Lane ; Richard G. Cliff ; Srinivas T. Reddy, Programmable logic device architectures with super-regions having logic regions and memory region.
  252. Lee Andy L. ; Cliff Richard G. ; Jefferson David ; McClintock Cameron ; Altaf Kurosu R., Programmable logic device with enhanced multiplexing capabilities in interconnect resources.
  253. Lee Andy L. ; Cliff Richard G. ; Jefferson David ; McClintock Cameron ; Altaf Kurosu R., Programmable logic device with enhanced multiplexing capabilities in interconnect resources.
  254. Reddy Srinivas T. ; Cliff Richard G. ; Lane Christopher F. ; Zaveri Ketan H. ; Mejia Manuel M. ; Jefferson David ; Pedersen Bruce B. ; Lee Andy L., Programmable logic device with hierarchical interconnection resources.
  255. Reddy Srinivas T. ; Cliff Richard G. ; Lane Christopher F. ; Zaveri Ketan H. ; Mejia Manuel M. ; Jefferson David ; Pedersen Bruce B. ; Lee Andy L., Programmable logic device with hierarchical interconnection resources.
  256. Reddy, Srinivas T.; Cliff, Richard G.; Lane, Christopher F.; Zaveri, Ketan H.; Mejia, Manuel M.; Jefferson, David; Pedersen, Bruce B.; Lee, Andy L., Programmable logic device with hierarchical interconnection resources.
  257. Reddy, Srinivas T.; Cliff, Richard G.; Lane, Christopher F.; Zaveri, Ketan H.; Mejia, Manuel M.; Jefferson, David; Pedersen, Bruce B.; Lee, Andy L., Programmable logic device with hierarchical interconnection resources.
  258. Srinivas T. Reddy ; Richard G. Cliff ; Christopher F. Lane ; Ketan H. Zaveri ; Manuel M. Mejia ; David Jefferson ; Bruce B. Pedersen ; Andy L. Lee, Programmable logic device with hierarchical interconnection resources.
  259. Khong James C. K. (San Jose CA) Mueller Wendey E. (Fremont CA) Yu Joe (Palo Alto CA) Berger Neal (Cupertino CA) Gudger Keith H. (Soquel CA) Gongwer Geoffrey S. (Campbell CA), Programmable logic device with regional and universal signal routing.
  260. Andy L. Lee ; Christopher F. Lane ; Bruce B. Pedersen, Programmable logic devices with enhanced multiplexing capabilities.
  261. Lee Andy L. ; Lane Christopher F. ; Pedersen Bruce B., Programmable logic devices with enhanced multiplexing capabilities.
  262. Lee Andy L. ; Lane Christopher F. ; Pedersen Bruce B., Programmable logic devices with enhanced multiplexing capabilities.
  263. El Ayat Khaled A. (Cupertino CA) Bakker Gregory W. (Sunnyvale CA) Lien Jung-Cheun (San Jose CA) Plants William C. (Santa Clara CA) Kaptanoglu Sinan (San Carlos CA) Gopisetty Runip (Los Gatos CA) Chan, Programmable logic module and architecture for field programmable gate array device.
  264. Bennett, Jon C. R., RAIDed memory system management.
  265. Vorbach, Martin, Reconfigurable elements.
  266. Vorbach, Martin, Reconfigurable elements.
  267. Vorbach, Martin; Baumgarte, Volker, Reconfigurable general purpose processor having time restricted configurations.
  268. Vorbach,Martin; M?nch,Robert, Reconfigurable multidimensional array processor allowing runtime reconfiguration of selected individual array cells.
  269. Vorbach, Martin, Reconfigurable sequencer structure.
  270. Vorbach, Martin, Reconfigurable sequencer structure.
  271. Vorbach, Martin, Reconfigurable sequencer structure.
  272. Vorbach, Martin, Reconfigurable sequencer structure.
  273. Vorbach,Martin, Reconfigurable sequencer structure.
  274. Kundu, Arunangshu; Sather, Eric; Plants, William C., Repeatable block producing a non-uniform routing architecture in a field programmable gate array having segmented tracks.
  275. Kundu, Arunangshu; Sather, Eric; Plants, William C., Repeatable block producing a non-uniform routing architecture in a field programmable gate array having segmented tracks.
  276. Kundu,Arunangshu; Sather,Eric; Plants,William C., Repeatable block producing a non-uniform routing architecture in a field programmable gate array having segmented tracks.
  277. Pai Yet-Ping ; Le Khanh ; Woo Kong-Fai, Repeater blocks adjacent clusters of circuits.
  278. Vorbach, Martin; Bretz, Daniel, Router.
  279. Vorbach,Martin; Bretz,Daniel, Router.
  280. Ochotta Emil S. ; Wieland Douglas P., Routing architecture using a direct connect routing mesh.
  281. Pedersen Bruce B., Routing in programmable logic devices using shared distributed programmable logic connectors.
  282. Vorbach,Martin; M?nch,Robert, Run-time reconfiguration method for programmable units.
  283. Vorbach, Martin; Münch, Robert, Runtime configurable arithmetic and logic cell.
  284. Ting Benjamin S. ; Pani Peter M., Scalable multiple level tab oriented interconnect architecture.
  285. Ting Benjamin S. ; Pani Peter M., Scalable multiple level tab oriented interconnect architecture.
  286. Pani, Peter M.; Ting, Benjamin S., Scalable non-blocking switching network for programmable logic.
  287. Pani, Peter M.; Ting, Benjamin S., Scalable non-blocking switching network for programmable logic.
  288. Pani, Peter M.; Ting, Benjamin S., Scalable non-blocking switching network for programmable logic.
  289. Pani, Peter M.; Ting, Benjamin S., Scalable non-blocking switching network for programmable logic.
  290. Pani, Peter M.; Ting, Benjamin S., Scalable non-blocking switching network for programmable logic.
  291. Pani, Peter M.; Ting, Benjamin S., Scalable non-blocking switching network for programmable logic.
  292. Pani, Peter M.; Ting, Benjamin S., Scalable non-blocking switching network for programmable logic.
  293. Pani,Peter M.; Ting,Benjamin S., Scalable non-blocking switching network for programmable logic.
  294. Pani,Peter M.; Ting,Benjamin S., Scalable non-blocking switching network for programmable logic.
  295. Jenkins ; IV Jesse H., Slew rate selection circuit for a programmable device.
  296. Master,Paul L.; Watson,John, Storage and delivery of device features.
  297. Elftmann, Daniel; Speers, Theodore; Kundu, Arunangshu, Synchronous first-in/first-out block memory for a field programmable gate array.
  298. Elftmann,Daniel; Speers,Theodore; Kundu,Arunangshu, Synchronous first-in/first-out block memory for a field programmable gate array.
  299. Elftmann,Daniel; Speers,Theodore; Kundu,Arunangshu, Synchronous first-in/first-out block memory for a field programmable gate array.
  300. Master, Paul L.; Watson, John, System for adapting device standards after manufacture.
  301. Katragadda, Ramana; Spoltore, Paul; Howard, Ric, Task definition for specifying resource requirements.
  302. Ochotta Emil S., Template-based simulated annealing move-set that improves FPGA architectural feature utilization.
  303. Pedersen Bruce B., Tri-Statable input/output circuitry for programmable logic.
  304. Pedersen Bruce B., Tri-statable input/output circuitry for programmable logic.
  305. Reddy Srinivas ; Cliff Richard G., Tristate structures for programmable logic devices.
  306. Reddy Srinivas ; Cliff Richard G., Tristate structures for programmable logic devices.
  307. Reddy, Srinivas; Cliff, Richard G., Tristate structures for programmable logic devices.
  308. Mendel David W. ; Fairbanks Brent A. ; Pedersen Bruce B., Wide exclusive or and wide-input and for PLDS.
  309. New Bernard J. ; Young Steven P. ; Bapat Shekhar ; Chaudhary Kamal ; Bauer Trevor J. ; Iwanczuk Roman, Wide logic gate implemented in an FPGA configurable logic element.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로