$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method for making a thermally enhanced semiconductor device by holding a leadframe against a heatsink through vacuum suc 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/56
  • H01L-021/58
  • H01L-021/60
  • H01L-021/603
출원번호 US-0786205 (1991-10-31)
발명자 / 주소
  • McShane Michael B. (Austin TX) Casto James J. (Austin TX) Joiner Bennett A. (Austin TX)
출원인 / 주소
  • Motorola, Inc. (Schaumburg IL 02)
인용정보 피인용 횟수 : 52  인용 특허 : 0

초록

A method for making a semiconductor device having a heat sink is provided in which an opening through the heat sink enables a vacuum source to be applied to a semiconductor die mounting surface. In one form, a semiconductor die is attached to a mounting surface of a leadframe. The leadframe also has

대표청구항

A method for making an encapsulated thermally enhanced semiconductor device, comprising the steps of: providing a leadframe having a semiconductor die attached to a mounting surface of the leadframe; providing a heat sink having an opening therein which extends through the heat sink; positioning the

이 특허를 인용한 특허 (52)

  1. Leonard E. Mess, Ball grid array (BGA) encapsulation mold.
  2. Mess Leonard E., Ball grid array (BGA) encapsulation mold.
  3. Mess Leonard E., Ball grid array (BGA) encapsulation mold.
  4. Jeong Tae Sung,KRX ; Ryu Ki Tae,KRX ; Lee Tae Keun,KRX ; Choi Keun Hyoung,KRX ; Youn Han Shin,KRX ; Park Jum Sook,KRX, Ball grid array package.
  5. Kao, Huahung; Liou, Shiann Ming, Drop-in heat sink and exposed die-back for molded flip die package.
  6. Mess, Leonard E., Encapsulation method in a molding machine for an electronic device.
  7. Eslamy Mohammad ; Jacobsen Larry L., Enhanced lamination process between heatspreader to pressure sensitive adhesive (PSA) interface as a step in the semiconductor assembly process.
  8. Joshi, Rajeev; Tangpuz, Consuelo N.; Manatad, Romel N., Flip chip in leaded molded package and method of manufacture thereof.
  9. Joshi, Rajeev; Tangpuz, Consuelo N.; Manatad, Romel N., Flip chip in leaded molded package and method of manufacture thereof.
  10. Joshi,Rajeev; Tangpuz,Consuelo N.; Manatad,Romel N., Flip chip in leaded molded package and method of manufacture thereof.
  11. Ahmad,Syed Sajid, Interconnecting substrates for electrical coupling of microelectronic components.
  12. Ahmad,Syed Sajid, Interconnecting substrates for electrical coupling of microelectronic components.
  13. Chiang Cheng-Lien,TWX, Lead frame having a detachable and interchangeable die-attach paddle.
  14. Thompson, Joseph B., Light emitting assemblies and portions thereof.
  15. Takase, Shinji; Kawakubo, Kazuki; Onishi, Yohei, Manufacturing method of optical electronic components and optical electronic components manufactured using the same.
  16. Takase, Shinji; Kawakubo, Kazuki; Onishi, Yohei, Manufacturing method of optical electronic components and optical electronic components manufactured using the same.
  17. Bolken, Todd O., Method and apparatus for packaging a microelectronic die.
  18. Bolken, Todd O., Method and apparatus for packaging a microelectronic die.
  19. Bolken, Todd O., Method and apparatus for packaging a microelectronic die.
  20. Brand,Joseph M., Method and apparatus for removing encapsulating material from a packaged microelectronic device.
  21. Coico, Patrick A.; Edwards, David L.; Indyk, Richard F.; Long, David C., Method and structure to improve thermal dissipation from semiconductor devices.
  22. Jeng Jian Dih,TWX ; Wang Hsing Seng,TWX, Method for assembling a heat sink to a die paddle.
  23. Katoh, Yoshitsugu; Abe, Mitsuo; Ikemoto, Yoshihiko; Hosoyamada, Sumikazu, Method for making semiconductor device.
  24. Baumann Helmut (Gomaringen DEX), Method for producing a component according to the anodic bonding method and component.
  25. Ahmad, Syed Sajid, Method of Interconnecting substrates for electrical coupling of microelectronic components.
  26. Cobbley,Chad A., Method of encapsulating interconnecting units in packaged microelectronic devices.
  27. Cobbley,Chad A., Method of encapsulating packaged microelectronic devices with a barrier.
  28. Sato, Yuko, Method of manufacturing a semiconductor device and molding die.
  29. Takase, Shinji; Kawakubo, Kazuki; Onishi, Yohei, Method of resin-sealing and molding an optical device.
  30. Ashida, Takeshi, Method transparent member, optical device using transparent member and method of manufacturing optical device.
  31. Leonard E. Mess, Methods for ball grid array (BGA) encapsulation mold.
  32. Bolken, Todd O., Microelectronic devices and microelectronic die packages.
  33. Levine, Robert B.; Horst, Geoffrey P.; LeBrun, Jeffrey R., Modulation of plant immune system function.
  34. Takase, Shinji; Kawakubo, Kazuki; Onishi, Yohei, Optical electronic component.
  35. Lee, Jae-Seob; Jin, Dong-Un, Organic light emitting diode display and method of manufacturing the same.
  36. Lim, Ken Beng; Toong, Teik Tiong, Package having spaced apart heat sink.
  37. Cobbley, Chad A., Packaged microelectronic devices with interconnecting units.
  38. James, Stephen L.; Cobbley, Chad A., Packaged microelectronic devices with pressure release elements and methods for manufacturing and using such packaged microelectronic devices.
  39. James,Stephen L.; Cobbley,Chad A., Packaged microelectronic devices with pressure release elements and methods for manufacturing and using such packaged microelectronic devices.
  40. Tanaka Sueyoshi (Fukuoka JPX) Sakakibara Zyunzi (Fukuoka JPX) Tsutsumi Yasutsugu (Fukuoka JPX), Plastic molding method for semiconductor devices.
  41. Jeserer, Gunther; Varol, Efe, Plunger for holding and moving electrical components.
  42. Schaule, Max; Thiel, Stefan; Pichl, Franz; Jeserer, Günther; Wiesböck, Andreas; Bauer, Alexander, Plunger for holding and moving electronic components in particular ICS.
  43. Shimizu, Kazuo; Tsuruta, Hisayuki, Plural semiconductor devices bonded onto one face of a single circuit board for subsequent batch resin encapsulation of the plural semiconductor devices in a single cavity formed by molding dies.
  44. Schneider Mark R., Powder metal heat sink for integrated circuit devices.
  45. Katoh, Yoshitsugu; Abe, Mitsuo; Ikemoto, Yoshihiko; Hosoyamada, Sumikazu, Semiconductor device having a heat spreading plate.
  46. Sono Michio (Kawasaki JPX) Saito Kouji (Kawasaki JPX) Takenaka Masashi (Kawasaki JPX) Yoshimoto Masanori (Kawasaki JPX), Semiconductor device having radiator structure.
  47. Tomita Yoshihiro,JPX, Semiconductor device including a heat radiation plate.
  48. Kiritani, Mika, Semiconductor resin molding method.
  49. Farnworth, Warren M., Systems and methods for compressing an encapsulant adjacent a semiconductor workpiece.
  50. Yang,Ching Hsu, Thermal enhance package with universal heat spreader.
  51. Dunaway Thomas J. ; Cullinan Deborah A., Vacuum die bond for known good die assembly.
  52. Li, Zong-Fu; Sengupta, Kabul; Thompson, Deborah L., Windowed non-ceramic package having embedded frame.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로